{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T19:48:15Z","timestamp":1768679295237,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001655","name":"Deutscher Akademischer Austauschdienst","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001655","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["PI 447\/8 and GA 763\/7"],"award-info":[{"award-number":["PI 447\/8 and GA 763\/7"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431421","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:46Z","timestamp":1611919966000},"page":"197-203","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Bridging the Frequency Gap in Heterogeneous 3D SoCs through Technology-Specific NoC Router Architectures"],"prefix":"10.1145","author":[{"given":"Jan Moritz","family":"Joseph","sequence":"first","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lennart","family":"Bamberg","sequence":"additional","affiliation":[{"name":"GrAI Matter Labs, Eindhoven"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geonhwa","family":"Jeong","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruei-Ting","family":"Chien","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Gar\u00eda-Ortiz","sequence":"additional","affiliation":[{"name":"University of Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thilo","family":"Pionteck","sequence":"additional","affiliation":[{"name":"Otto-von-Guericke Universit\u00e4t, Magdeburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"A. B. Ahmed and A. B. Abdallah. 2012. LA-XYZ: Low Latency High Throughput Look-Ahead Routing Algorithm for 3D-NoC Architecture. In MCSoC.  A. B. Ahmed and A. B. Abdallah. 2012. LA-XYZ: Low Latency High Throughput Look-Ahead Routing Algorithm for 3D-NoC Architecture. In MCSoC.","DOI":"10.1109\/MCSoC.2012.24"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"M. Bahmani A. Sheibanyrad F. Petrot F. Dubois and P. Durante. 2012. A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies. 2012 IEEE Comp. Society Annual (2012).  M. Bahmani A. Sheibanyrad F. Petrot F. Dubois and P. Durante. 2012. A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies. 2012 IEEE Comp. Society Annual (2012).","DOI":"10.1109\/ISVLSI.2012.19"},{"key":"e_1_3_2_1_3_1","volume-title":"IC: Finding the right technology node. In DAC.","author":"Chang K.","year":"2016","unstructured":"K. Chang , S. Sinha , B. Cline , G. Yeric , and S. K. Lim . 2016 . Match-making for Monolithic 3D IC: Finding the right technology node. In DAC. K. Chang, S. Sinha, B. Cline, G. Yeric, and S. K. Lim. 2016. Match-making for Monolithic 3D IC: Finding the right technology node. In DAC."},{"key":"e_1_3_2_1_4_1","volume-title":"2011 IEEE Computer Society Annual Symposium on VLSI. 25--30","author":"Darve F.","unstructured":"F. Darve , A. Sheibanyrad , P. Vivet , and F. Petrot . 2011. Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical Links . In 2011 IEEE Computer Society Annual Symposium on VLSI. 25--30 . F. Darve, A. Sheibanyrad, P. Vivet, and F. Petrot. 2011. Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical Links. In 2011 IEEE Computer Society Annual Symposium on VLSI. 25--30."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"S. Das J. R. Doppa D. H. Kim P. P. Pande and K. Chakrabarty. 2015. Optimizing 3D NoC design for energy efficiency: A machine learning approach. In ICCAD.  S. Das J. R. Doppa D. H. Kim P. P. Pande and K. Chakrabarty. 2015. Optimizing 3D NoC design for energy efficiency: A machine learning approach. In ICCAD.","DOI":"10.1109\/ICCAD.2015.7372639"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"X. Dong and Y. Xie. 2009. System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs). ASPDAC (2009).  X. Dong and Y. Xie. 2009. System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs). ASPDAC (2009).","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"B Gopireddy and J Torrellas. 2019. Designing Vertical Processors in Monolithic 3D. In ISCA.  B Gopireddy and J Torrellas. 2019. Designing Vertical Processors in Monolithic 3D. In ISCA.","DOI":"10.1145\/3307650.3322233"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921258"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882474"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.09.011"},{"key":"e_1_3_2_1_11_1","volume-title":"et al. Joseph","author":"J.","year":"2019","unstructured":"J. M. et al. Joseph . 2019 . Ratatoskr : An open-source framework for in-depth power, performance and area analysis in 3D NoCs . arXiv:cs.AR\/1912.05670 J. M. et al. Joseph. 2019. Ratatoskr: An open-source framework for in-depth power, performance and area analysis in 3D NoCs. arXiv:cs.AR\/1912.05670"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2942129"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"A. Karthikeyan and P.S. Kumar. 2018. GALS implementation of randomly prioritized buffer-less routing architecture for 3D NoC. Cluster Computing (2018).  A. Karthikeyan and P.S. Kumar. 2018. GALS implementation of randomly prioritized buffer-less routing architecture for 3D NoC. Cluster Computing (2018).","DOI":"10.1007\/s10586-017-0979-0"},{"key":"e_1_3_2_1_14_1","volume-title":"Lakefield: Hybrid Cores in a Three Dimensional Package. In HotChips.","author":"Khushu S.","year":"2019","unstructured":"S. Khushu and W. Gomes . 2019 . Lakefield: Hybrid Cores in a Three Dimensional Package. In HotChips. S. Khushu and W. Gomes. 2019. Lakefield: Hybrid Cores in a Three Dimensional Package. In HotChips."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"P. Leduc F. de Crecy M. Fayolle B. Charlet T. Enot M. Zussy B. Jones J. Barbe N. Kernevez N. Sillon S. Maitrejean D. Louis and G. Passemard. 2007. Challenges for 3D IC integration: bonding quality and thermal management. In IITC. 210--212.  P. Leduc F. de Crecy M. Fayolle B. Charlet T. Enot M. Zussy B. Jones J. Barbe N. Kernevez N. Sillon S. Maitrejean D. Louis and G. Passemard. 2007. Challenges for 3D IC integration: bonding quality and thermal management. In IITC. 210--212.","DOI":"10.1109\/IITC.2007.382392"},{"key":"e_1_3_2_1_16_1","volume-title":"Limits on fundamental limits to computation. Nature","author":"Markov I. L.","year":"2014","unstructured":"I. L. Markov . 2014. Limits on fundamental limits to computation. Nature ( 2014 ). I. L. Markov. 2014. Limits on fundamental limits to computation. Nature (2014)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"C. Nicopoulos D. Park J. Kim N. Vijaykrishnan M. Yousif and C. Das. 2006. ViChaR: A Dynamic Virtual Channel Regulator for NoC Routers. MICRO.  C. Nicopoulos D. Park J. Kim N. Vijaykrishnan M. Yousif and C. Das. 2006. ViChaR: A Dynamic Virtual Channel Regulator for NoC Routers. MICRO.","DOI":"10.1109\/MICRO.2006.50"},{"key":"e_1_3_2_1_18_1","volume-title":"DRAIN: Deadlock Removal for Arbitrary Irregular Networks. In HPCA.","author":"Parasar M.","year":"2020","unstructured":"M. Parasar , H. Farrokhbakht , N. Enright Jerger , P.V. Gratz , T. Krishna , and J. San Miguel . 2020 . DRAIN: Deadlock Removal for Arbitrary Irregular Networks. In HPCA. M. Parasar, H. Farrokhbakht, N. Enright Jerger, P.V. Gratz, T. Krishna, and J. San Miguel. 2020. DRAIN: Deadlock Removal for Arbitrary Irregular Networks. In HPCA."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2944330"},{"key":"e_1_3_2_1_21_1","volume-title":"STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip. In NOCS.","author":"Rasheed S.","year":"2014","unstructured":"S. Rasheed , P. V. Gratz , S. Shakkottai , and J. Hu . 2014 . STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip. In NOCS. S. Rasheed, P. V. Gratz, S. Shakkottai, and J. Hu. 2014. STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip. In NOCS."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"S. K. Samal D. Nayak M. Ichihashi S. Banna and S. K. Lim. 2016. Monolithic 3D IC vs. TSV-based 3D IC in 14nm FinFET technology. In S3S.  S. K. Samal D. Nayak M. Ichihashi S. Banna and S. K. Lim. 2016. Monolithic 3D IC vs. TSV-based 3D IC in 14nm FinFET technology. In S3S.","DOI":"10.1109\/S3S.2016.7804405"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Taigon Song Chang Liu Yarui Peng and Sung Kyu Lim. 2013. Full-chip Multiple TSV-to-TSV Coupling Extraction and Optimization in 3D ICs. In DAC.  Taigon Song Chang Liu Yarui Peng and Sung Kyu Lim. 2013. Full-chip Multiple TSV-to-TSV Coupling Extraction and Optimization in 3D ICs. In DAC.","DOI":"10.1145\/2463209.2488956"},{"key":"e_1_3_2_1_24_1","volume-title":"Via: An asynchronous implementation. In VLSI-SoC.","author":"Vivet P.","year":"2011","unstructured":"P. Vivet , D. Dutoit , Y. Thonnart , and F. Clermidy . 2011 . 3D NoC using through silicon Via: An asynchronous implementation. In VLSI-SoC. P. Vivet, D. Dutoit, Y. Thonnart, and F. Clermidy. 2011. 3D NoC using through silicon Via: An asynchronous implementation. In VLSI-SoC."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"X. Yu L. Li Y. Zhang H. Pan and S. He. 2013. Performance and power consumption analysis of memory efficient 3D Network-on-Chip architecture. ICCA.  X. Yu L. Li Y. Zhang H. Pan and S. He. 2013. Performance and power consumption analysis of memory efficient 3D Network-on-Chip architecture. ICCA.","DOI":"10.1109\/ICCA.2013.6565107"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"L. Zhu L. Bamberg A. Agnesina F. Catthoor D. Milojevic M. Komalan J. Ryckaert A. Garcia-Ortiz and S. K. Lim. 2020. Heterogeneous 3D Integration for a RISC-V System with STT-MRAM. IEEE Computer Architecture Letters (2020).  L. Zhu L. Bamberg A. Agnesina F. Catthoor D. Milojevic M. Komalan J. Ryckaert A. Garcia-Ortiz and S. K. Lim. 2020. Heterogeneous 3D Integration for a RISC-V System with STT-MRAM. IEEE Computer Architecture Letters (2020).","DOI":"10.1109\/LCA.2020.2992644"}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431421","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:01Z","timestamp":1750195921000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431421"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":26,"alternative-id":["10.1145\/3394885.3431421","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431421","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}