{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:22Z","timestamp":1750220602818,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431422","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:46Z","timestamp":1611919966000},"page":"518-523","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Decomposition-Based Synthesis Algorithm for Sparse Matrix-Vector Multiplication in Parallel Communication Structure"],"prefix":"10.1145","author":[{"given":"Mingfei","family":"Yu","sequence":"first","affiliation":[{"name":"The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruitao","family":"Gao","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304028"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2453970"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2013.6799135"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650344"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358269"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878183"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3850"},{"key":"e_1_3_2_1_9_1","unstructured":"https:\/\/www.maxeler.com\/products\/mpc-cseries\/  https:\/\/www.maxeler.com\/products\/mpc-cseries\/"},{"key":"e_1_3_2_1_10_1","unstructured":"https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-phicoprocessor-codename-knights-corner\/  https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-phicoprocessor-codename-knights-corner\/"},{"key":"e_1_3_2_1_11_1","volume-title":"Template Based Synthesis for High Performance Computing. In 2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC). IEEE, 1--6.","author":"Fujita Masahiro","year":"2017","unstructured":"Masahiro Fujita , Yusuke Kimura , and Qinhao Wang . 2017 . Template Based Synthesis for High Performance Computing. In 2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC). IEEE, 1--6. Masahiro Fujita, Yusuke Kimura, and Qinhao Wang. 2017. Template Based Synthesis for High Performance Computing. In 2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC). IEEE, 1--6."},{"key":"e_1_3_2_1_12_1","volume-title":"Synthesis and Generalization of Parallel Algorithms Considering Communication Constraints. In 2020 21st International Symposium on Quality Electronic Design (ISQED). 123--128","author":"Goda Akihiro","year":"2020","unstructured":"Akihiro Goda , Yukio Miyasaka , Amir Masoud Gharehbaghi , 2020 . Synthesis and Generalization of Parallel Algorithms Considering Communication Constraints. In 2020 21st International Symposium on Quality Electronic Design (ISQED). 123--128 . Akihiro Goda, Yukio Miyasaka, Amir Masoud Gharehbaghi, et al. 2020. Synthesis and Generalization of Parallel Algorithms Considering Communication Constraints. In 2020 21st International Symposium on Quality Electronic Design (ISQED). 123--128."},{"key":"e_1_3_2_1_13_1","unstructured":"Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 80410. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/  Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 80410. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '21"},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431422","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:01Z","timestamp":1750195921000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431422"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":13,"alternative-id":["10.1145\/3394885.3431422","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431422","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}