{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:07:11Z","timestamp":1773414431126,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["732631, 826655"],"award-info":[{"award-number":["732631, 826655"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431522","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:48Z","timestamp":1611919968000},"page":"35-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["A Novel DRAM-Based Process-in-Memory Architecture and its Implementation for CNNs"],"prefix":"10.1145","author":[{"given":"Chirag","family":"Sudarshan","sequence":"first","affiliation":[{"name":"Microelectronic Systems Design, Research Group, TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taha","family":"Soliman","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH - Corporate Research (CR\/ADT2), Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cecilia","family":"De la Parra","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH - Corporate Research (CR\/ADT2), Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design, Research Group, TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonardo","family":"Ecco","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH - Corporate Research (CR\/ADT2), Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Experimental, Software Engineering (IESE), Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design, Research Group, TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre","family":"Guntoro","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH - Corporate Research (CR\/ADT2), Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Chris Angelini and Igor Wallossek. 2014. Measuring DDR4 Power Consumption. https:\/\/www.tomshardware.com\/reviews\/intel-core-i7-5960x-haswell-e-cpu 3918-13.html  Chris Angelini and Igor Wallossek. 2014. Measuring DDR4 Power Consumption. https:\/\/www.tomshardware.com\/reviews\/intel-core-i7-5960x-haswell-e-cpu 3918-13.html"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Y. Chen et al. 2019. Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2019).  Y. Chen et al. 2019. Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2019).","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_3_2_1_4_1","unstructured":"Jeongdong Choe. 2017. Samsung 18 nm DRAM cell integration: QPT and higher uniformed capacitor high-k dielectrics. https:\/\/www.techinsights.com\/blog\/samsung-18-nm-dram-cell-integration-qpt-and-higher-uniformed-capacitor-high-k-dielectrics  Jeongdong Choe. 2017. Samsung 18 nm DRAM cell integration: QPT and higher uniformed capacitor high-k dielectrics. https:\/\/www.techinsights.com\/blog\/samsung-18-nm-dram-cell-integration-qpt-and-higher-uniformed-capacitor-high-k-dielectrics"},{"key":"e_1_3_2_1_5_1","volume-title":"SK hynix' 21 nm DRAM Cell Technology: Comparison of 1st and 2nd generation. https:\/\/www.techinsights.com\/blog\/sk-hynix-21-nm-dram-cell-technology-comparison-1st-and-2nd-generation","author":"Choe Jeongdong","unstructured":"Jeongdong Choe . 2017. SK hynix' 21 nm DRAM Cell Technology: Comparison of 1st and 2nd generation. https:\/\/www.techinsights.com\/blog\/sk-hynix-21-nm-dram-cell-technology-comparison-1st-and-2nd-generation Jeongdong Choe. 2017. SK hynix' 21 nm DRAM Cell Technology: Comparison of 1st and 2nd generation. https:\/\/www.techinsights.com\/blog\/sk-hynix-21-nm-dram-cell-technology-comparison-1st-and-2nd-generation"},{"key":"e_1_3_2_1_6_1","unstructured":"Jeongdong Choe. 2018. Micron's 1x DRAMs Examined. https:\/\/www.eetimes.com\/author.asp?section_id=36&doc_id=1333289  Jeongdong Choe. 2018. Micron's 1x DRAMs Examined. https:\/\/www.eetimes.com\/author.asp?section_id=36&doc_id=1333289"},{"key":"e_1_3_2_1_7_1","unstructured":"Arabinda Das. 2012. Hynix DRAM layout process integration adapt to change. https:\/\/www.eetimes.com\/hynix-dram-layout-process-integration-adapt-to-change\/#  Arabinda Das. 2012. Hynix DRAM layout process integration adapt to change. https:\/\/www.eetimes.com\/hynix-dram-layout-process-integration-adapt-to-change\/#"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 55th Annual Design Automation Conference","author":"Quan","unstructured":"Quan Deng et al. 2018. DrAcc: A DRAM Based Accelerator for Accurate CNN Inference . In Proceedings of the 55th Annual Design Automation Conference ( San Francisco, California) (DAC '18). ACM, New York, NY, USA, Article 168, 6 pages. Quan Deng et al. 2018. DrAcc: A DRAM Based Accelerator for Accurate CNN Inference. In Proceedings of the 55th Annual Design Automation Conference (San Francisco, California) (DAC '18). ACM, New York, NY, USA, Article 168, 6 pages."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Q. Deng et al. 2019. LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator. In DAC.  Q. Deng et al. 2019. LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator. In DAC.","DOI":"10.1145\/3316781.3317845"},{"key":"e_1_3_2_1_10_1","unstructured":"Kaiming He et al. 2015. Deep Residual Learning for Image Recognition. CVPR 15 (2015).  Kaiming He et al. 2015. Deep Residual Learning for Image Recognition. CVPR 15 (2015)."},{"key":"e_1_3_2_1_11_1","volume-title":"Iandola et al","author":"Forrest","year":"2016","unstructured":"Forrest N. Iandola et al . 2016 . Squeeze Net : AlexNet-level accuracy with 50x fewer parameters and < 1MB model size. (2016). Forrest N. Iandola et al. 2016. Squeeze Net: AlexNet-level accuracy with 50x fewer parameters and < 1MB model size. (2016)."},{"key":"e_1_3_2_1_12_1","volume-title":"Jouppi et al","author":"Norman","year":"2017","unstructured":"Norman P. Jouppi et al . 2017 . In-Datacenter Performance Analysis of a Tensor Processing Unit (ISCA '17). Norman P. Jouppi et al. 2017. In-Datacenter Performance Analysis of a Tensor Processing Unit (ISCA '17)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-018-2619-x"},{"key":"e_1_3_2_1_14_1","volume-title":"Learning Multiple Layers of Features from Tiny Images","author":"Krizhevsky Alex","unstructured":"Alex Krizhevsky . 2009. Learning Multiple Layers of Features from Tiny Images . University of Toronto (2009) . Alex Krizhevsky. 2009. Learning Multiple Layers of Features from Tiny Images. University of Toronto (2009)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418035"},{"key":"e_1_3_2_1_17_1","volume-title":"DRISA: A DRAM-based Reconfigurable In-Situ Accelerator (MICRO-50 '17). 288--301.","author":"Shuangchen Li","year":"2017","unstructured":"Shuangchen Li et al. 2017 . DRISA: A DRAM-based Reconfigurable In-Situ Accelerator (MICRO-50 '17). 288--301. Shuangchen Li et al. 2017. DRISA: A DRAM-based Reconfigurable In-Situ Accelerator (MICRO-50 '17). 288--301."},{"key":"e_1_3_2_1_18_1","volume-title":"SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator. In MICRO. 696--709.","author":"S. Li","year":"2018","unstructured":"S. Li et al. 2018 . SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator. In MICRO. 696--709. S. Li et al. 2018. SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator. In MICRO. 696--709."},{"key":"e_1_3_2_1_19_1","unstructured":"Daisuke Miyashita et al. 2016. Convolutional Neural Networks using Logarithmic Data Representation. arXiv:1603.01025 [cs.NE]  Daisuke Miyashita et al. 2016. Convolutional Neural Networks using Logarithmic Data Representation. arXiv:1603.01025 [cs.NE]"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"e_1_3_2_1_21_1","first-page":"3","article-title":"ImageNet Large Scale Visual Recognition","volume":"115","author":"Olga Russakovsky","year":"2015","unstructured":"Olga Russakovsky et al. 2015 . ImageNet Large Scale Visual Recognition Challenge. Int. J. Comput. Vision 115 , 3 (Dec. 2015). Olga Russakovsky et al. 2015. ImageNet Large Scale Visual Recognition Challenge. Int. J. Comput. Vision 115, 3 (Dec. 2015).","journal-title":"Challenge. Int. J. Comput. Vision"},{"key":"e_1_3_2_1_22_1","volume-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition. In International Conference on Learning Representations.","author":"Simonyan Karen","year":"2015","unstructured":"Karen Simonyan and Andrew Zisserman . 2015 . Very Deep Convolutional Networks for Large-Scale Image Recognition. In International Conference on Learning Representations. Karen Simonyan and Andrew Zisserman. 2015. Very Deep Convolutional Networks for Large-Scale Image Recognition. In International Conference on Learning Representations."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"J. E. Stine etal 2007. FreePDK: An Open-Source Variation-Aware Design Kit. In (MSE'07).  J. E. Stine et al. 2007. FreePDK: An Open-Source Variation-Aware Design Kit. In (MSE'07).","DOI":"10.1109\/MSE.2007.44"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"M. Sung et al. 2015. Gate-first high-k\/metal gate DRAM technology for low power and high performance products. In 2015 IEDM.  M. Sung et al. 2015. Gate-first high-k\/metal gate DRAM technology for low power and high performance products. In 2015 IEDM.","DOI":"10.1109\/IEDM.2015.7409775"},{"key":"e_1_3_2_1_26_1","unstructured":"TechInsights. 2014. TECHNOLOGY ROADMAP of DRAM for Three Major manufacturers: Samsung SK-Hynix and Micron. https:\/\/vdocuments.site\/technology-roadmap-of-dram-for-three-major-manufacturers-samsung-sk-hynix.html  TechInsights. 2014. TECHNOLOGY ROADMAP of DRAM for Three Major manufacturers: Samsung SK-Hynix and Micron. https:\/\/vdocuments.site\/technology-roadmap-of-dram-for-three-major-manufacturers-samsung-sk-hynix.html"},{"key":"e_1_3_2_1_27_1","unstructured":"TechInsights. 2017. Samsung 18 nm DRAMAnalysis. https:\/\/www.techinsights.com\/blog\/samsung-18-nm-dram-analysis  TechInsights. 2017. Samsung 18 nm DRAMAnalysis. https:\/\/www.techinsights.com\/blog\/samsung-18-nm-dram-analysis"},{"key":"e_1_3_2_1_28_1","unstructured":"TechInsights. 2018. Micron Technology MT43A4G40200NFA-S15 ES:A HMC Gen2 - Memory Functional Analysis. https:\/\/w2.techinsights.com\/l\/4202\/2019-08-28\/2hbr19\/4202\/248106\/Sample_Report_MFR_1810_802_Memory_Floorplan_Analysis.pdf.  TechInsights. 2018. Micron Technology MT43A4G40200NFA-S15 ES:A HMC Gen2 - Memory Functional Analysis. https:\/\/w2.techinsights.com\/l\/4202\/2019-08-28\/2hbr19\/4202\/248106\/Sample_Report_MFR_1810_802_Memory_Floorplan_Analysis.pdf."},{"key":"e_1_3_2_1_29_1","volume-title":"Self-Supervised Quantization of Pre-Trained Neural Networks for Multiplierless Acceleration. In DATE '19","author":"S. Vogel","unstructured":"S. Vogel et al. [n.d.]. Self-Supervised Quantization of Pre-Trained Neural Networks for Multiplierless Acceleration. In DATE '19 . S. Vogel et al. [n.d.]. Self-Supervised Quantization of Pre-Trained Neural Networks for Multiplierless Acceleration. In DATE '19."},{"key":"e_1_3_2_1_30_1","unstructured":"Christian Weis et al. 2016. DRAMSpec: A High-Level DRAM Timing Power and Area Exploration Tool. International Journal of Parallel Programming (2016).  Christian Weis et al. 2016. DRAMSpec: A High-Level DRAM Timing Power and Area Exploration Tool. International Journal of Parallel Programming (2016)."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Wei Zhao and Yu Cao. 2007. Predictive Technology Model for Nano-CMOS Design Exploration. (2007).  Wei Zhao and Yu Cao. 2007. Predictive Technology Model for Nano-CMOS Design Exploration. (2007).","DOI":"10.1109\/ISDRS.2007.4422430"}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431522","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:02Z","timestamp":1750195922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431522"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":31,"alternative-id":["10.1145\/3394885.3431522","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431522","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}