{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:23Z","timestamp":1750220603595,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61472322"],"award-info":[{"award-number":["61472322"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431536","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:48Z","timestamp":1611919968000},"page":"798-805","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Hardware-Aware NAS Framework with Layer Adaptive Scheduling on Embedded System"],"prefix":"10.1145","author":[{"given":"Chuxi","family":"Li","sequence":"first","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Engineering Research Center of Embedded System Integration, Ministry of Education, Xi'an, China"}]},{"given":"Xiaoya","family":"Fan","sequence":"additional","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Engineering Research Center of Embedded System Integration, Ministry of Education, Xi'an, China"}]},{"given":"Shengbing","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Engineering Research Center of Embedded System Integration, Ministry of Education, Xi'an, China"}]},{"given":"Zhao","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Xi'an, China"}]},{"given":"Miao","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Xi'an, China"}]},{"given":"Danghui","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Engineering Research Center of Embedded System Integration, Ministry of Education, Xi'an, China"}]},{"given":"Meng","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Engineering Research Center of Embedded System Integration, Ministry of Education, Xi'an, China"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_3_2_1_3_1","volume-title":"Fletcher","author":"Hegde Kartik","year":"2018","unstructured":"Kartik Hegde , Jiyong Yu , Rohit Agrawal , Mengjia Yan , Michael Pellauer , and Christopher W . Fletcher . 2018 . UCNN : Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition. ISCA. Kartik Hegde, Jiyong Yu, Rohit Agrawal, Mengjia Yan, Michael Pellauer, and Christopher W. Fletcher. 2018. UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition. ISCA."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317757"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"e_1_3_2_1_6_1","volume-title":"ENAS oriented layer adaptive data scheduling strategy for resource limited hardware. 381","author":"Li Chuxi","year":"2020","unstructured":"Chuxi Li , Xiaoya Fan , Yuling Geng , Zhao Yang , Danghui Wang , and Meng Zhang . 2020. ENAS oriented layer adaptive data scheduling strategy for resource limited hardware. 381 ( 2020 ), 29--39. https:\/\/doi.org\/10.1016\/j.neucom.2019.11.005 10.1016\/j.neucom.2019.11.005 Chuxi Li, Xiaoya Fan, Yuling Geng, Zhao Yang, Danghui Wang, and Meng Zhang. 2020. ENAS oriented layer adaptive data scheduling strategy for resource limited hardware. 381 (2020), 29--39. https:\/\/doi.org\/10.1016\/j.neucom.2019.11.005"},{"key":"e_1_3_2_1_7_1","volume-title":"Progressive Neural Architecture Search. Computer Vision - ECCV","author":"Liu Chenxi","year":"2018","unstructured":"Chenxi Liu , Barret Zoph , Maxim Neumann , Jonathon Shlens , Wei Hua , Li-Jia Li , Li Fei-Fei , Alan Yuille , Jonathan Huang , and Kevin Murphy . 2018. Progressive Neural Architecture Search. Computer Vision - ECCV ( 2018 ), 19--35. Chenxi Liu, Barret Zoph, Maxim Neumann, Jonathon Shlens, Wei Hua, Li-Jia Li, Li Fei-Fei, Alan Yuille, Jonathan Huang, and Kevin Murphy. 2018. Progressive Neural Architecture Search. Computer Vision - ECCV (2018), 19--35."},{"key":"e_1_3_2_1_8_1","volume-title":"DARTS: DIFFERENTIABLE ARCHITECTURE SEARCH. ICLR","author":"Liu Hanxiao","year":"2019","unstructured":"Hanxiao Liu , Karen Simonyan , and Yiming Yang . 2019 . DARTS: DIFFERENTIABLE ARCHITECTURE SEARCH. ICLR (2019). Hanxiao Liu, Karen Simonyan, and Yiming Yang. 2019. DARTS: DIFFERENTIABLE ARCHITECTURE SEARCH. ICLR (2019)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"},{"key":"e_1_3_2_1_10_1","volume-title":"Efficient Neural Architecture Search via Parameter Sharing. ICML","author":"Pham Hieu","year":"2018","unstructured":"Hieu Pham , Melody Y. Guan , Barret Zoph , Quoc V. Le , and Jeff Dean . 2018. Efficient Neural Architecture Search via Parameter Sharing. ICML ( 2018 ). Chuxi Li and Xiaoya Fan , et al. Hieu Pham, Melody Y. Guan, Barret Zoph, Quoc V. Le, and Jeff Dean. 2018. Efficient Neural Architecture Search via Parameter Sharing. ICML (2018). Chuxi Li and Xiaoya Fan, et al."},{"key":"e_1_3_2_1_11_1","volume-title":"Le","author":"Tan Mingxing","year":"2019","unstructured":"Mingxing Tan , Bo Chen , Ruoming Pang , Vijay Vasudevan , Mark Sandler , Andrew Howard , and Quoc V . Le . 2019 . MnasNet: Platform- Aware Neural Architecture Search for Mobile. CVPR ( 2019). Mingxing Tan, Bo Chen, Ruoming Pang, Vijay Vasudevan, Mark Sandler, Andrew Howard, and Quoc V. Le. 2019. MnasNet: Platform-Aware Neural Architecture Search for Mobile. CVPR (2019)."},{"key":"e_1_3_2_1_12_1","volume-title":"A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms. HPCA","author":"Weng Jian","year":"2020","unstructured":"Jian Weng , Sihao Liu , Zhengrong Wang , Vidushi Dadu , and Tony Nowatzki . 2020. A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms. HPCA ( 2020 ). Jian Weng, Sihao Liu, Zhengrong Wang, Vidushi Dadu, and Tony Nowatzki. 2020. A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms. HPCA (2020)."},{"key":"e_1_3_2_1_13_1","volume-title":"FBNet: Hardware-Aware Efficient ConvNet Design via Differentiable Neural Architecture Search. CVPR","author":"Wu Bichen","year":"2019","unstructured":"Bichen Wu , Xiaoliang Dai , Peizhao Zhang , Yanghan Wang , Fei Sun , Yiming Wu , Yuandong Tian , Peter Vajda , Yangqing Jia , and Kurt Keutzer . 2019. FBNet: Hardware-Aware Efficient ConvNet Design via Differentiable Neural Architecture Search. CVPR ( 2019 ). Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, Yuandong Tian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. 2019. FBNet: Hardware-Aware Efficient ConvNet Design via Differentiable Neural Architecture Search. CVPR (2019)."},{"key":"e_1_3_2_1_14_1","volume-title":"NEURAL ARCHITECTURE SEARCH WITH REINFORCEMENT LEARNING. ICLR","author":"Zoph Barret","year":"2017","unstructured":"Barret Zoph and Quoc V Le. 2017. NEURAL ARCHITECTURE SEARCH WITH REINFORCEMENT LEARNING. ICLR ( 2017 ). Barret Zoph and Quoc V Le. 2017. NEURAL ARCHITECTURE SEARCH WITH REINFORCEMENT LEARNING. ICLR (2017)."}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '21"},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431536","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:02Z","timestamp":1750195922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431536"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":14,"alternative-id":["10.1145\/3394885.3431536","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431536","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}