{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:31:22Z","timestamp":1767857482840,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431537","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:48Z","timestamp":1611919968000},"page":"806-812","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Dataflow-Architecture Co-Design for 2.5D DNN Accelerators using Wireless Network-on-Package"],"prefix":"10.1145","author":[{"given":"Robert","family":"Guirado","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyoukjun","family":"Kwon","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergi","family":"Abadal","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Alarc\u00f3n","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2017. NVDLA Deep Learning Accelerator. http:\/\/nvdla.org.  2017. NVDLA Deep Learning Accelerator. http:\/\/nvdla.org."},{"key":"e_1_3_2_1_2_1","unstructured":"S. Abadal R. Guirado H. Taghvaee etal 2020. Graphene-based Wireless Agile Interconnects for Massive Heterogeneous Multi-chip Processors. arXiv:2011.04107  S. Abadal R. Guirado H. Taghvaee et al. 2020. Graphene-based Wireless Agile Interconnects for Massive Heterogeneous Multi-chip Processors. arXiv:2011.04107"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"M. M. Ahmed N. Mansoor and A. Ganguly. 2018. An Asymmetric Energy Efficient One-to-Many Traffic-Aware Wireless Network-in-Package Interconnection Architecture for Multichip Systems. In IGSC.  M. M. Ahmed N. Mansoor and A. Ganguly. 2018. An Asymmetric Energy Efficient One-to-Many Traffic-Aware Wireless Network-in-Package Interconnection Architecture for Multichip Systems. In IGSC.","DOI":"10.1109\/IGCC.2018.8752153"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"G. Ascia V. Catania A. Mineo etal 2020. Improving Inference Latency and Energy of DNNs through Wireless Enabled Multi-Chip-Module-based Architectures and Model Parameters Compression. In NOCS.  G. Ascia V. Catania A. Mineo et al. 2020. Improving Inference Latency and Energy of DNNs through Wireless Enabled Multi-Chip-Module-based Architectures and Model Parameters Compression. In NOCS.","DOI":"10.1109\/NOCS50636.2020.9241714"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2012.2226542"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2777863"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185184"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Z. Du R. Fasthuber T. Chen etal 2015. ShiDianNao: Shifting vision processing closer to the sensor. In ISCA.  Z. Du R. Fasthuber T. Chen et al. 2015. ShiDianNao: Shifting vision processing closer to the sensor. In ISCA.","DOI":"10.1145\/2749469.2750389"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304033"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"R. Guirado H. Kwon E. Alarc\u00f3n etal 2019. Understanding the Impact of On-chip Communication on DNN Accelerator Performance. In ICECS. 85--88.  R. Guirado H. Kwon E. Alarc\u00f3n et al. 2019. Understanding the Impact of On-chip Communication on DNN Accelerator Performance. In ICECS. 85--88.","DOI":"10.1109\/ICECS46596.2019.8964858"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"K. He X. Zhang S. Ren etal 2016. Deep residual learning for image recognition. In CVPR.  K. He X. Zhang S. Ren et al. 2016. Deep residual learning for image recognition. In CVPR.","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_14_1","unstructured":"D. Kehlet. 2017. Accelerating innovation through a standard chiplet interface: The advanced interface bus (AIB). In Intel WP-01285--1.1.  D. Kehlet. 2017. Accelerating innovation through a standard chiplet interface: The advanced interface bus (AIB). In Intel WP-01285--1.1."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"J. Kim G. Murali P. Gauthaman etal 2019. Architecture Chip and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse. In DAC.  J. Kim G. Murali P. Gauthaman et al. 2019. Architecture Chip and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse. In DAC.","DOI":"10.1145\/3316781.3317775"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"H. Kwon P. Chatarasi M. Pellauer etal 2019. Understanding Reuse Performance and Hardware Cost of DNN Dataflows: A Data-Centric Approach. In MICRO.  H. Kwon P. Chatarasi M. Pellauer et al. 2019. Understanding Reuse Performance and Hardware Cost of DNN Dataflows: A Data-Centric Approach. In MICRO.","DOI":"10.1145\/3352460.3358252"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"W. Lu G. Yan J. Li etal 2017. FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks. In HPCA.  W. Lu G. Yan J. Li et al. 2017. FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks. In HPCA.","DOI":"10.1109\/HPCA.2017.29"},{"key":"e_1_3_2_1_19_1","article-title":"TSV Antennas for Multi-Band Wireless Communication","volume":"10","author":"Pano V.","year":"2020","journal-title":"IEEE Trans. Emerg. Sel. Topics Circuits Syst."},{"key":"e_1_3_2_1_20_1","volume-title":"U-net: Convolutional networks for biomedical image segmentation. In MICCAI. 234--241.","author":"Ronneberger O.","year":"2015"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"M. S. Shamim N. Mansoor R. S. Narde etal 2017. A Wireless Interconnection Framework for Seamless Inter and Intra-chip Communication in Multichip Systems. IEEE Trans. Comput. (2017).  M. S. Shamim N. Mansoor R. S. Narde et al. 2017. A Wireless Interconnection Framework for Seamless Inter and Intra-chip Communication in Multichip Systems. IEEE Trans. Comput. (2017).","DOI":"10.1109\/TC.2016.2605093"},{"key":"e_1_3_2_1_22_1","volume-title":"Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture. In MICRO.","author":"Shao Y.","year":"2019"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"M. Sinha S. H. Gade W. Singh and S. Deb. 2018. Data-flow Aware CNN Accelerator with Hybrid Wireless Interconnection. In ASAP.  M. Sinha S. H. Gade W. Singh and S. Deb. 2018. Data-flow Aware CNN Accelerator with Hybrid Wireless Interconnection. In ASAP.","DOI":"10.1109\/ASAP.2018.8445126"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"A. C. Tasolamprou A. Pitilakis S. Abadal etal 2019. Exploration of Intercell Wireless Millimeter-Wave Communication in the Landscape of Intelligent Metasurfaces. IEEE Access 7 (2019).  A. C. Tasolamprou A. Pitilakis S. Abadal et al. 2019. Exploration of Intercell Wireless Millimeter-Wave Communication in the Landscape of Intelligent Metasurfaces. IEEE Access 7 (2019).","DOI":"10.1109\/ACCESS.2019.2933355"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"X. Timoneda S. Abadal A. Franques etal 2020. Engineer the Channel and Adapt to it: Enabling Wireless Intra-Chip Communication. IEEE Trans. Commun. (2020).  X. Timoneda S. Abadal A. Franques et al. 2020. Engineer the Channel and Adapt to it: Enabling Wireless Intra-Chip Communication. IEEE Trans. Commun. (2020).","DOI":"10.1109\/TCOMM.2020.2973988"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"K. K. Tokgoz S. Maki J. Pang etal 2018. A 120Gb\/s 16QAM CMOS millimeter-wave wireless transceiver. In ISSCC.  K. K. Tokgoz S. Maki J. Pang et al. 2018. A 120Gb\/s 16QAM CMOS millimeter-wave wireless transceiver. In ISSCC.","DOI":"10.1109\/ISSCC.2018.8310237"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2322995"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Z. Zhao H. Kwon S. Kuhar etal 2019. mRNA: Enabling efficient mapping space exploration for a reconfiguration neural accelerator. In ISPASS. 282--292.  Z. Zhao H. Kwon S. Kuhar et al. 2019. mRNA: Enabling efficient mapping space exploration for a reconfiguration neural accelerator. In ISPASS. 282--292.","DOI":"10.1109\/ISPASS.2019.00040"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"M. Zia C. Zhang H. Yang etal 2016. Chip-to-chip interconnect integration technologies. IEICE Electronics Express 13 6 (2016).  M. Zia C. Zhang H. Yang et al. 2016. Chip-to-chip interconnect integration technologies. IEICE Electronics Express 13 6 (2016).","DOI":"10.1587\/elex.13.20162001"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"B. Zimmer R. Venkatesan Y. S. Shao etal 2019. A 0.11 pJ\/Op 0.32--128 TOPS Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm. In VLSIC.  B. Zimmer R. Venkatesan Y. S. Shao et al. 2019. A 0.11 pJ\/Op 0.32--128 TOPS Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm. In VLSIC.","DOI":"10.23919\/VLSIC.2019.8778056"}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431537","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:02Z","timestamp":1750195922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431537"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":30,"alternative-id":["10.1145\/3394885.3431537","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431537","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}