{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T02:44:13Z","timestamp":1775616253535,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1527034, 1730158, 1911095, 1826967"],"award-info":[{"award-number":["1527034, 1730158, 1911095, 1826967"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431541","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:46Z","timestamp":1611919966000},"page":"222-228","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Residue-Net"],"prefix":"10.1145","author":[{"given":"Sahand","family":"Salamat","sequence":"first","affiliation":[{"name":"Computer Science and Engineering Department, UC San Diego, La Jolla, CA, USA"}]},{"given":"Sumiran","family":"Shubhi","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering Department, UC San Diego, La Jolla, CA, USA"}]},{"given":"Behnam","family":"Khaleghi","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering Department, UC San Diego, La Jolla, CA, USA"}]},{"given":"Tajana","family":"Rosing","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering Department, UC San Diego, La Jolla, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071131"},{"key":"e_1_3_2_1_2_1","first-page":"53","volume-title":"F5-hd: Fast flexible fpga-based framework for refreshing hyperdimensional computing,\" in Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Salamat S.","year":"2019"},{"key":"e_1_3_2_1_3_1","first-page":"8612","article-title":"Haq: Hardware-aware automated quantization with mixed precision","author":"Wang K.","year":"2019","journal-title":"Proceedings of the IEEE conference on computer vision and pattern recognition"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2992662"},{"key":"e_1_3_2_1_5_1","volume-title":"Magnet: A modular accelerator generator for neural networks,\" in Proceedings of the International Conference on Computer-Aided Design (ICCAD)","author":"Venkatesan R.","year":"2019"},{"key":"e_1_3_2_1_6_1","first-page":"764","volume-title":"Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural network,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","author":"Sharma H.","year":"2018"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.3390\/fi12070113"},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"Workload-aware opportunistic energy efficiency in multi-fpga platforms,\" in 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Salamat S.","year":"2019"},{"key":"e_1_3_2_1_9_1","volume-title":"Residue number system for low-power dsp applications,\" in ACSSC","author":"Cardarilli G. C.","year":"2017"},{"key":"e_1_3_2_1_10_1","article-title":"Res-dnn: A residue number system-based dnn accelerator unit","author":"Samimi N.","year":"2019","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"Rnsnet: In-memory neural network acceleration using residue number system\" in 2018 IEEE International Conference on Rebooting Computing (ICRC)","author":"Salamat S.","year":"2018"},{"key":"e_1_3_2_1_12_1","first-page":"365","volume-title":"Lq-nets: Learned quantization for highly accurate and compact deep neural networks,\" in Proceedings of the European conference on computer vision (ECCV)","author":"Zhang D.","year":"2018"},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"Efficient allocation and heterogeneous composition of nvm crossbar arrays for deep learning acceleration,\" in 2018 IEEE 37th International Performance Computing and Communications Conference (IPCCC)","author":"Yan H.","year":"2018"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"Dynamic bit-width reconfiguration for energy-efficient deep learning hardware,\" in Proceedings of the International Symposium on Low Power Electronics and Design","author":"Pagliari D. J.","year":"2018"},{"key":"e_1_3_2_1_15_1","volume-title":"IEEE","author":"Wi H.","year":"2019"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Deploying customized data representation and approximate computing in machine learning applications,\" in Proceedings of the International Symposium on Low Power Electronics and Design","author":"Nazemi M.","year":"2018"},{"key":"e_1_3_2_1_17_1","first-page":"124","volume-title":"Big\/little deep neural network for ultra low power inference,\" in 2015 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ ISSS)","author":"Park E.","year":"2015"},{"key":"e_1_3_2_1_18_1","first-page":"65","volume-title":"Finn: A framework for fast, scalable binarized neural network inference,\" in Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Umuroglu Y.","year":"2017"},{"key":"e_1_3_2_1_19_1","first-page":"35","article-title":"Lightnn: Filling the gap between conventional deep neural networks and binarized networks","author":"Ding R.","year":"2017","journal-title":"Proceedings of the on Great Lakes Symposium on VLSI"},{"key":"e_1_3_2_1_20_1","first-page":"99","volume-title":"Compression or corruption? a study on the effects of transient faults on bnn inference accelerators,\" in 2020 21st International Symposium on Quality Electronic Design (ISQED)","author":"Khoshavi N.","year":"2020"},{"key":"e_1_3_2_1_21_1","volume-title":"Rethinking numerical representations for deep neural networks,\" arXiv preprint arXiv:1808.02513","author":"Hill P.","year":"2018"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi170206"},{"key":"e_1_3_2_1_23_1","first-page":"558","volume-title":"Behavioral non-portability in scientific numeric computing,\" in European conference on Parallel Processing","author":"Gu Y.","year":"2015"},{"key":"e_1_3_2_1_24_1","first-page":"1421","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Carmichael Z.","year":"2019"},{"key":"e_1_3_2_1_25_1","volume-title":"Training deep neural networks using posit number system,\" arXiv preprint arXiv:1909.03831","author":"Lu J.","year":"2019"},{"key":"e_1_3_2_1_26_1","volume-title":"IEEE","author":"Uguen Y.","year":"2019"},{"key":"e_1_3_2_1_27_1","volume-title":"A deep convolutional neural network based on nested residue number system,\" in FPL","author":"Nakahara H.","year":"2015"},{"issue":"16","key":"e_1_3_2_1_28_1","first-page":"6159","article-title":"Design and implementation of modified sequential parallel rns forward converters","volume":"12","author":"Anitha K.","year":"2017","journal-title":"International Journal of Applied Engineering Research"},{"key":"e_1_3_2_1_29_1","volume-title":"Efficient implementation of modular multiplication by constants applied to rns reverse converters,\" in ISCAS","author":"de Matos R.","year":"2017"},{"key":"e_1_3_2_1_30_1","first-page":"1","volume-title":"2018 IEEE International Symposium on","author":"Olsen E. B.","year":"2018"},{"key":"e_1_3_2_1_31_1","first-page":"1","volume-title":"2018 IEEE International Symposium on","author":"Nakahara H.","year":"2018"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10559-016-9809-2"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431541","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431541","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:02Z","timestamp":1750195922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431541"}},"subtitle":["Multiplication-free Neural Network by In-situ No-loss Migration to Residue Number Systems"],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":33,"alternative-id":["10.1145\/3394885.3431541","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431541","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}