{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:23Z","timestamp":1750220603436,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431574","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:46Z","timestamp":1611919966000},"page":"697-702","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["GRA-LPO"],"prefix":"10.1145","author":[{"given":"Uday","family":"Mallappa","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, UC San Diego, La Jolla, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, UC San Diego, La Jolla, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"http:\/\/cs229.stanford.edu\/proj2010\/Bao_OptimizingLeakagePowerUsingMachineLearning.pdf","author":"Bao S.","year":"2010"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Proc. IDEAS","author":"Derakhshandeh J.","year":"2005"},{"issue":"6","key":"e_1_3_2_1_3_1","first-page":"697","article-title":"High-Level Area and Power Estimation for VLSI Circuits","volume":"18","author":"Nemani M.","year":"1999","journal-title":"IEEE TCAD"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/43.503929"},{"unstructured":"Autonomio Talos 2019 http:\/\/github.com\/autonomio\/talos  Autonomio Talos 2019 http:\/\/github.com\/autonomio\/talos","key":"e_1_3_2_1_5_1"},{"unstructured":"OpenCores https:\/\/opencores.org  OpenCores https:\/\/opencores.org","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","first-page":"161","volume-title":"Proc. ISPD","author":"Ozdal M. M.","year":"2012"},{"unstructured":"IWLS 2005 Benchmarks https:\/\/iwls.org\/iwls2005\/benchmarks.html  IWLS 2005 Benchmarks https:\/\/iwls.org\/iwls2005\/benchmarks.html","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_9_1","first-page":"217","volume-title":"Proc. EURO-DAC","author":"Berkelaar M. R. C. M.","year":"1990"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/43.771182"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.23919\/DATE.2019.8715102"},{"key":"e_1_3_2_1_12_1","first-page":"149","volume-title":"Proc. ISLPED","author":"Connery D. G.","year":"2005"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/1120725.1120881"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/ICCD.2018.00096"},{"key":"e_1_3_2_1_15_1","first-page":"326","volume-title":"Proc. ICCAD","author":"Fishburn J. P.","year":"1985"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/1960397.1960436"},{"issue":"6","key":"e_1_3_2_1_17_1","first-page":"818","article-title":"Gate Sizing for Cell-Library-Based Designs","volume":"28","author":"Hu S.","year":"2009","journal-title":"IEEE TCAD"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/2429384.2429428"},{"key":"e_1_3_2_1_19_1","first-page":"127","volume-title":"Proc. ISQED","author":"Jeong K.","year":"2009"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.5555\/2561828.2561917"},{"issue":"2","key":"e_1_3_2_1_21_1","first-page":"223","article-title":"A New Algorithm for Simultaneous Gate Sizing and Threshold Voltage Assignment","volume":"29","author":"Liu Y.","year":"2010","journal-title":"IEEE TCAD"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/2647956"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/2429384.2429427"},{"key":"e_1_3_2_1_24_1","first-page":"724","volume-title":"Proc. ICCAD","author":"Ozdal M. M.","year":"2011"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1109\/DATE.2011.5763293"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1109\/DATE.2012.6176440"},{"key":"e_1_3_2_1_27_1","first-page":"827","volume-title":"Proc. DATE","author":"Held S.","year":"2009"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1109\/ISCAS.2013.6572398"},{"volume-title":"Proc. DAC","year":"2015","author":"Roy S.","key":"e_1_3_2_1_29_1"},{"volume-title":"S. Kang","year":"2010","key":"e_1_3_2_1_30_1"},{"key":"e_1_3_2_1_31_1","first-page":"783","volume-title":"Proc. DAC","author":"Srivastava A.","year":"2004"},{"key":"e_1_3_2_1_32_1","first-page":"395","volume-title":"Proc. ICCAD","author":"Tennakoon H.","year":"2002"},{"issue":"11","key":"e_1_3_2_1_33_1","first-page":"1666","article-title":"PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design","volume":"28","author":"Wu T.-H.","year":"2009","journal-title":"IEEE TCAD"},{"volume-title":"Proc. ICLR","year":"2017","author":"Kipf T. N.","key":"e_1_3_2_1_34_1"},{"key":"e_1_3_2_1_35_1","first-page":"2224","volume-title":"Convolutional networks on graphs for learning molecular fingerprints. Advances in neural information processing systems","author":"Duvenaud D. K.","year":"2015"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1109\/CVPR.2016.573"},{"key":"e_1_3_2_1_37_1","first-page":"1024","volume-title":"Proc. NIPS","author":"Hamilton W.","year":"2017"},{"volume-title":"Proc. ICLR","year":"2017","author":"Velickovic P.","key":"e_1_3_2_1_38_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"acronym":"ASPDAC '21","name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan"},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431574","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:02Z","timestamp":1750195922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431574"}},"subtitle":["Graph Convolution Based Leakage Power Optimization"],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":38,"alternative-id":["10.1145\/3394885.3431574","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431574","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}