{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T18:17:34Z","timestamp":1774981054152,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431589","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:48Z","timestamp":1611919968000},"page":"773-778","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Exploiting Extended Krylov Subspace for the Reduction of Regular and Singular Circuit Models"],"prefix":"10.1145","author":[{"given":"Chrysostomos","family":"Chatzigeorgiou","sequence":"first","affiliation":[{"name":"Dept. of Electrical & Computer Eng., University of Thessaly, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Garyfallou","sequence":"additional","affiliation":[{"name":"Dept. of Electrical & Computer Eng., University of Thessaly, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Floros","sequence":"additional","affiliation":[{"name":"Dept. of Electrical & Computer Eng., University of Thessaly, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nestor","family":"Evmorfopoulos","sequence":"additional","affiliation":[{"name":"Dept. of Electrical & Computer Eng., University of Thessaly, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Stamoulis","sequence":"additional","affiliation":[{"name":"Dept. of Electrical & Computer Eng., University of Thessaly, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"J. Phillips L. Daniel and L. Miguel Silveira \"Guaranteed passive balancing transformations for model order reduction \" in Design Automation Conference pp 52--57 2002.  J. Phillips L. Daniel and L. Miguel Silveira \"Guaranteed passive balancing transformations for model order reduction \" in Design Automation Conference pp 52--57 2002.","DOI":"10.1109\/DAC.2002.1012593"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2008508"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Automatic adaptive multi-point moment matching for descriptor system model order reduction,\" in International Symposium on VLSI Design, Automation, and Test","author":"Zhao W.","year":"2013"},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition","author":"Banagaaya N.","year":"2014"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2003582.2003589"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"K. Gr\u00f6chenig \"Foundations of time-frequency analysis \" in Applied and Numerical Harmonic Analysis 2001.  K. Gr\u00f6chenig \"Foundations of time-frequency analysis \" in Applied and Numerical Harmonic Analysis 2001.","DOI":"10.1007\/978-1-4612-0003-1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1824801.1824814"},{"key":"e_1_3_2_1_9_1","first-page":"209","volume-title":"Modeling, Analysis and Simulation Methods and Applications to Circuit Design","author":"Garyfallou D.","year":"2018"},{"key":"e_1_3_2_1_10_1","volume-title":"Matrix Computations","author":"Golub G.","year":"1996"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.926004"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"S. R. Nassif \"Power grid analysis benchmarks \" in Asia and South Pacific Design Automation Conference pp. 376--381 2008.  S. R. Nassif \"Power grid analysis benchmarks \" in Asia and South Pacific Design Automation Conference pp. 376--381 2008.","DOI":"10.1109\/ASPDAC.2008.4483978"}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431589","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:02Z","timestamp":1750195922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431589"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":12,"alternative-id":["10.1145\/3394885.3431589","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431589","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}