{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:20:53Z","timestamp":1750220453380,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431598","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:48Z","timestamp":1611919968000},"page":"487-492","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["VADER"],"prefix":"10.1145","author":[{"given":"Hao","family":"Lv","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences and University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bing","family":"Li","sequence":"additional","affiliation":[{"name":"Capital Normal University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, University of Chinese Academy of Sciences and State Key Laboratory of Computer Architecture"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"volume-title":"Bert: Pre-training of deep bidirectional transformers for language understanding. arXiv preprint arXiv:1810.04805","year":"2018","author":"Devlin J.","key":"e_1_3_2_1_2_1"},{"volume-title":"Deep neural networks for acoustic modeling in speech recognition","year":"2012","author":"Hinton G.","key":"e_1_3_2_1_3_1"},{"volume-title":"Explaining and harnessing adversarial examples. arXiv preprint arXiv:1412.6572","year":"2014","author":"Goodfellow I. J.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2017.49"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Zagoruyko Sergey and Nikos Komodakis. \"Wide residual networks.\" arXiv preprint arXiv:1605.07146 (2016).  Zagoruyko Sergey and Nikos Komodakis. \"Wide residual networks.\" arXiv preprint arXiv:1605.07146 (2016).","DOI":"10.5244\/C.30.87"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3278519"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203770"},{"key":"e_1_3_2_1_9_1","first-page":"3","article-title":"A deffect-tolerant accelerator for emerging high-performance applications","volume":"40","author":"Temam","journal-title":"ACM SIGARCH Computer Architecture News."},{"key":"e_1_3_2_1_10_1","first-page":"52","volume-title":"Vienna","author":"Feinberg S.","year":"2018"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3052973.3053009"},{"volume-title":"Towards deep learning models resistant to adversarial attacks. arXiv preprint arXiv: 1706.06083","year":"2017","author":"Madry A.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.41"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.1693"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"e_1_3_2_1_16_1","first-page":"815","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Li L.","year":"2018"},{"volume-title":"Obfuscated gradients give a false sense of security: Circumventing defenses to adversarial examples. arXiv preprint arXiv:1802.00420","year":"2018","author":"Athalye A.","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","first-page":"91","volume-title":"United Arab Emirates","author":"Li Y.","year":"2019"},{"key":"e_1_3_2_1_19_1","first-page":"1","volume-title":"USA","author":"Qu B.","year":"2020"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Y. Liu et al \"4.7 A 65nm ReRAM-enabled nonvolatile processor with 6x reduction in restore time and 4x higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic \" 2016 IEEE International Solid-State Circuits Conference (ISSCC) San Francisco CA 2016 pp. 84--86 doi: 10.1109\/ISSCC.2016.7417918.  Y. Liu et al \"4.7 A 65nm ReRAM-enabled nonvolatile processor with 6x reduction in restore time and 4x higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic \" 2016 IEEE International Solid-State Circuits Conference (ISSCC) San Francisco CA 2016 pp. 84--86 doi: 10.1109\/ISSCC.2016.7417918.","DOI":"10.1109\/ISSCC.2016.7417918"},{"volume-title":"Parameter variations and impact on circuits and microarchitecture[C]\/\/Proceedings of the 40th annual Design Automation Conference. 2003: 338--342","author":"Borkar S","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"USA","author":"He J.","year":"2019"},{"volume-title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications. arXiv preprint arXiv:1704.04861","year":"2017","author":"Howard A. G.","key":"e_1_3_2_1_24_1"}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '21"},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431598","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:47:59Z","timestamp":1750193279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431598"}},"subtitle":["Leveraging the Natural Variation of Hardware to Enhance Adversarial Attack"],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":24,"alternative-id":["10.1145\/3394885.3431598","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431598","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}