{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:20:53Z","timestamp":1750220453428,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431603","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:46Z","timestamp":1611919966000},"page":"555-560","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Breaking Analog Biasing Locking Techniques via Re-Synthesis"],"prefix":"10.1145","author":[{"given":"Julian","family":"Leonhard","sequence":"first","affiliation":[{"name":"Sorbonne Universit\u00e9, CNRS, LIP6, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elshamy","sequence":"additional","affiliation":[{"name":"Sorbonne Universit\u00e9, CNRS, LIP6, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marie-Minerve","family":"Lou\u00ebrat","sequence":"additional","affiliation":[{"name":"Sorbonne Universit\u00e9, CNRS, LIP6, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haralampos-G.","family":"Stratigopoulos","sequence":"additional","affiliation":[{"name":"Sorbonne Universit\u00e9, CNRS, LIP6, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288738"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"e_1_3_2_1_4_1","volume-title":"IEEE Computer Society Annual Symposium on VLSI","author":"Hoe D. H. K.","year":"2014","unstructured":"D. H. K. Hoe , J. Rajendran , and R. Karri , \" Towards secure analog designs: A secure sense amplifier using memristors,\" in Proc . IEEE Computer Society Annual Symposium on VLSI , 2014 . D. H. K. Hoe, J. Rajendran, and R. Karri, \"Towards secure analog designs: A secure sense amplifier using memristors,\" in Proc. IEEE Computer Society Annual Symposium on VLSI, 2014."},{"key":"e_1_3_2_1_5_1","volume-title":"IEEE Latin American Test Symposium","author":"Rao V. V.","year":"2017","unstructured":"V. V. Rao and I. Savidis , \" Protecting analog circuits with parameter biasing obfuscation,\" in Proc . IEEE Latin American Test Symposium , 2017 . V. V. Rao and I. Savidis, \"Protecting analog circuits with parameter biasing obfuscation,\" in Proc. IEEE Latin American Test Symposium, 2017."},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE International Test Conference","author":"Wang J.","year":"2017","unstructured":"J. Wang , C. Shi , A. Sanabria-Borbon , E. S\u00e1nchez-Sinencio , and J. Hu , \" Thwarting analog IC piracy via combinational locking,\" in Proc . IEEE International Test Conference , 2017 . J. Wang, C. Shi, A. Sanabria-Borbon, E. S\u00e1nchez-Sinencio, and J. Hu, \"Thwarting analog IC piracy via combinational locking,\" in Proc. IEEE International Test Conference, 2017."},{"key":"e_1_3_2_1_7_1","volume-title":"IEEE VLSI Test Symposium","author":"Volanis G.","year":"2019","unstructured":"G. Volanis , Y. Lu , S. Govinda , R. Nimmalapudi , A. Antonopoulos , A. Marshall , and Y. Makris , \" Analog performance locking through neural network-based biasing,\" in Proc . IEEE VLSI Test Symposium , 2019 . G. Volanis, Y. Lu, S. Govinda, R. Nimmalapudi, A. Antonopoulos, A. Marshall, and Y. Makris, \"Analog performance locking through neural network-based biasing,\" in Proc. IEEE VLSI Test Symposium, 2019."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240858"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116251"},{"key":"e_1_3_2_1_10_1","volume-title":"Automation and Test in Europe Conference","author":"Elshamy M.","year":"2020","unstructured":"M. Elshamy , A. Sayed , M.-M. Lou\u00ebrat , A. Rhouni , H. Aboushady , and H.-G. Stratigopoulos , \" Securing programmable analog ICs against piracy,\" in Proc. Design , Automation and Test in Europe Conference , 2020 . M. Elshamy, A. Sayed, M.-M. Lou\u00ebrat, A. Rhouni, H. Aboushady, and H.-G. Stratigopoulos, \"Securing programmable analog ICs against piracy,\" in Proc. Design, Automation and Test in Europe Conference, 2020."},{"key":"e_1_3_2_1_11_1","volume-title":"Automation & Test in Europe Conference","author":"Leonhard J.","year":"2019","unstructured":"J. Leonhard , M. Yasin , S. Turk , M. Nabeel , M.-M. Lou\u00ebrat , R. Chotin-Avot , H. Aboushady , O. Sinanoglu , and H.-G. Stratigopoulos , \"MixLock : Securing mixed-signal circuits via logic locking,\" in Proc. Design , Automation & Test in Europe Conference , 2019 . J. Leonhard, M. Yasin, S. Turk, M. Nabeel, M.-M. Lou\u00ebrat, R. Chotin-Avot, H. Aboushady, O. Sinanoglu, and H.-G. Stratigopoulos, \"MixLock: Securing mixed-signal circuits via logic locking,\" in Proc. Design, Automation & Test in Europe Conference, 2019."},{"key":"e_1_3_2_1_12_1","volume-title":"Modeling, Analysis and Simulation Methods and Applications to Circuit Design","author":"Leonhard J.","year":"2019","unstructured":"J. Leonhard , M.-M. Lou\u00ebrat , H. Aboushady , O. Sinanoglu , and H.-G. Stratigopoulos , \"Mixed-signal hardware security using mixLock : Demonstration in an audio application,\" in International Conference on Synthesis , Modeling, Analysis and Simulation Methods and Applications to Circuit Design , 2019 . J.Leonhard, M.-M. Lou\u00ebrat, H. Aboushady, O. Sinanoglu, and H.-G. Stratigopoulos, \"Mixed-signal hardware security using mixLock: Demonstration in an audio application,\" in International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, 2019."},{"key":"e_1_3_2_1_13_1","first-page":"464","volume-title":"IEEE International Conference on Computer Design","author":"Ash-Saki A.","year":"2018","unstructured":"A. Ash-Saki and S. Ghosh , \" How multi-threshold designs can protect analog IPs,\" in Proc . IEEE International Conference on Computer Design , pp. 464 -- 471 , 2018 . A. Ash-Saki and S. Ghosh, \"How multi-threshold designs can protect analog IPs,\" in Proc. IEEE International Conference on Computer Design, pp. 464--471, 2018."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3011662"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE International Symposium on Hardware Oriented Security and Trust","author":"Subramanyan P.","year":"2015","unstructured":"P. Subramanyan , S. Ray , and S. Malik , \" Evaluating the security of logic encryption algorithms,\" in Proc . IEEE International Symposium on Hardware Oriented Security and Trust , 2015 . P. Subramanyan, S. Ray, and S. Malik, \"Evaluating the security of logic encryption algorithms,\" in Proc. IEEE International Symposium on Hardware Oriented Security and Trust, 2015."},{"key":"e_1_3_2_1_17_1","volume-title":"IEEE International Test Conference","author":"Jayasankaran N. G.","year":"2019","unstructured":"N. G. Jayasankaran , A. S. Borbon , A. Abuellil , E. S\u00e1nchez-Sinencio , J. Hu , and J. Rajendran , \" Breaking analog locking techniques via satisfiability modulo theories,\" in Proc . IEEE International Test Conference , 2019 . Paper 9.1. N. G. Jayasankaran, A. S. Borbon, A. Abuellil, E. S\u00e1nchez-Sinencio, J. Hu, and J. Rajendran, \"Breaking analog locking techniques via satisfiability modulo theories,\" in Proc. IEEE International Test Conference, 2019. Paper 9.1."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810742"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.04.003"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.04.009"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"e_1_3_2_1_22_1","unstructured":"J. Porte \"Outil pour la conception et l'enseignement d'\u00e9lectronique analogique (OCEANE).\" https:\/\/www-soc.lip6.fr\/equipe-cian\/logiciels\/oceane\/. Online.  J. Porte \"Outil pour la conception et l'enseignement d'\u00e9lectronique analogique (OCEANE).\" https:\/\/www-soc.lip6.fr\/equipe-cian\/logiciels\/oceane\/. Online."}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '21"},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431603","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431603","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:47:59Z","timestamp":1750193279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431603"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":22,"alternative-id":["10.1145\/3394885.3431603","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431603","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}