{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:20:53Z","timestamp":1750220453409,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431617","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:46Z","timestamp":1611919966000},"page":"132-139","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Cross-layer Design for Computing-in-Memory"],"prefix":"10.1145","author":[{"given":"Hussam","family":"Amrouch","sequence":"first","affiliation":[{"name":"University of Stuttgart"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaobo Sharon","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohsen","family":"Imani","sequence":"additional","affiliation":[{"name":"University of California, Irvine"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann Franchesca","family":"Laguna","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Niemier","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon","family":"Thomann","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"D. Adjeroh etal 2008. The Burrows-Wheeler Transform: Data Compression Suffix Arrays and Pattern Matching (1 ed.). Springer Publishing Company Incorporated.  D. Adjeroh et al. 2008. The Burrows-Wheeler Transform: Data Compression Suffix Arrays and Pattern Matching (1 ed.). Springer Publishing Company Incorporated.","DOI":"10.1007\/978-0-387-78909-5"},{"volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1289--1298","year":"2018","author":"Aziz A.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","first-page":"479","article-title":"A high-performance and energy-efficient TCAM design for IP-address lookup","volume":"56","author":"Chang Y.-J.","year":"2009","journal-title":"IEEE TCAS-II"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"volume-title":"RAPID: A ReRAM Processing in-Memory Architecture for DNA Sequence Alignment","year":"2019","author":"Gupta S.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"T. Hanyu etal 2015. Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm. In DATE. IEEE 1006--1011.  T. Hanyu et al. 2015. Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm. In DATE. IEEE 1006--1011.","DOI":"10.7873\/DATE.2015.1119"},{"key":"e_1_3_2_1_7_1","first-page":"258","article-title":"Approximate k-Mer Matching Using Fuzzy Hash Maps","volume":"11","author":"Healy J.","year":"2014","journal-title":"IEEE\/ACM TCBB"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196098"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"M. Imani etal 2021. Revisiting HyperDimensional Learning for FPGA and Low-Power Architectures. In HPCA. IEEE.  M. Imani et al. 2021. Revisiting HyperDimensional Learning for FPGA and Low-Power Architectures. In HPCA. IEEE.","DOI":"10.1109\/HPCA51647.2021.00028"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"M. Imani etal 2019. A framework for collaborative learning in secure high-dimensional space. In CLOUD. IEEE 435--446.  M. Imani et al. 2019. A framework for collaborative learning in secure high-dimensional space. In CLOUD. IEEE 435--446.","DOI":"10.1109\/CLOUD.2019.00076"},{"volume-title":"DUAL: Acceleration of Clustering Algorithms using Digital-based Processing In-Memory","year":"2020","author":"Imani M.","key":"e_1_3_2_1_12_1"},{"volume-title":"MASC: Ultra-low energy multiple-access single-charge TCAM for approximate computing","year":"2016","author":"Imani M.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"M. Imani etal 2017. Exploring hyperdimensional associative memory. In HPCA. IEEE 445--456.  M. Imani et al. 2017. Exploring hyperdimensional associative memory. In HPCA. IEEE 445--456.","DOI":"10.1109\/HPCA.2017.28"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"M. Imani etal 2020. Deep Learning Acceleration with Neuron-to-Memory Transformation. In HPCA. IEEE 1--14.  M. Imani et al. 2020. Deep Learning Acceleration with Neuron-to-Memory Transformation. In HPCA. IEEE 1--14.","DOI":"10.1109\/HPCA47549.2020.00011"},{"key":"e_1_3_2_1_16_1","first-page":"2422","article-title":"SearcHD: A Memory-Centric Hyperdimensional Computing With Stochastic Training","volume":"39","author":"Imani M.","year":"2020","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s12559-009-9009-8"},{"volume-title":"RASSA: Resistive Pre-Alignment Accelerator for Approximate DNA Long Read Mapping. arXiv:1809.01127 [q-bio.GN]","year":"2018","author":"Kaplan R.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2434888"},{"key":"e_1_3_2_1_20_1","unstructured":"S. K. Khatamifard etal 2017. A Non-volatile Near-Memory Read Mapping Accelerator. arXiv e-prints (Sep 2017) arXiv:1709.02381.  S. K. Khatamifard et al. 2017. A Non-volatile Near-Memory Read Mapping Accelerator. arXiv e-prints (Sep 2017) arXiv:1709.02381."},{"volume-title":"Associative memory: A system-theoretical approach","author":"Kohonen T.","key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-96384-1"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415651"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1186\/gb-2009-10-3-r25"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"C.Li etal 2020. A Scalable Design of Multi-Bit Ferroelectric Content Addressable Memory for Data-Centric Computing. In IEDM. IEEE 1--4.  C.Li et al. 2020. A Scalable Design of Multi-Bit Ferroelectric Content Addressable Memory for Data-Centric Computing. In IEDM. IEEE 1--4.","DOI":"10.1109\/IEDM13553.2020.9372119"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"H. Li etal 2008. Mapping short DNA sequencing reads and calling variants using mapping quality scores. Genome research 18 11 (Nov 2008) 1851--1858. https:\/\/doi.org\/10.1101\/gr.078212.108 18714091[pmid].  H. Li et al. 2008. Mapping short DNA sequencing reads and calling variants using mapping quality scores. Genome research 18 11 (Nov 2008) 1851--1858. https:\/\/doi.org\/10.1101\/gr.078212.108 18714091[pmid].","DOI":"10.1101\/gr.078212.108"},{"key":"e_1_3_2_1_27_1","first-page":"896","article-title":"1 Mb 0.41 μm2 2T-2R Cell Nonvolatile TCAM With Two-Bit Encoding and Clocked Self-Referenced Sensing","volume":"49","author":"Li J.","year":"2014","journal-title":"JSSC"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1186\/s12859-016-1329-6"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"R. Luo etal 2013. SOAP3-dp: fast accurate and sensitive GPU-based short read aligner. PloS one 8 5(31 May 2013). https:\/\/doi.org\/10.1371\/journal.pone.006563223741504[pmid].  R. Luo et al. 2013. SOAP3-dp: fast accurate and sensitive GPU-based short read aligner. PloS one 8 5(31 May 2013). https:\/\/doi.org\/10.1371\/journal.pone.006563223741504[pmid].","DOI":"10.1371\/annotation\/823f3670-ed17-41ec-ba51-b50281651915"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"P. A. Merolla etal 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345 6197 (2014) 668--673.  P. A. Merolla et al. 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345 6197 (2014) 668--673.","DOI":"10.1126\/science.1254642"},{"key":"e_1_3_2_1_31_1","unstructured":"X.-T. Nguyen etal 2018. An Efficient I\/O Architecture for RAM-based Content-Addressable Memory on FPGA. IEEE TCAS-II (2018).  X.-T. Nguyen et al. 2018. An Efficient I\/O Architecture for RAM-based Content-Addressable Memory on FPGA. IEEE TCAS-II (2018)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0321-3"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.patrec.2010.04.004"},{"key":"e_1_3_2_1_34_1","unstructured":"A. Rahimi etal 2008. Random features for large-scale kernel machines. In NeurIPS. 1177--1184.  A. Rahimi et al. 2008. Random features for large-scale kernel machines. In NeurIPS. 1177--1184."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"S. Salahuddin etal 2008. Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Nano letters 8 2 (2008) 405--410.  S. Salahuddin et al. 2008. Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Nano letters 8 2 (2008) 405--410.","DOI":"10.1021\/nl071804g"},{"key":"e_1_3_2_1_36_1","first-page":"796","article-title":"Mapping reads on a genomic sequence: an algorithmic overview and a practical comparative analysis","volume":"19","author":"Schbath S.","year":"2012","journal-title":"JCB"},{"key":"e_1_3_2_1_37_1","first-page":"14","article-title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","volume":"44","author":"Shafiee A.","year":"2016","journal-title":"CAN"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838397"},{"key":"e_1_3_2_1_39_1","first-page":"31","article-title":"A self-disabled sensing technique for content-addressable memories","volume":"57","author":"Wang C.-C.","year":"2010","journal-title":"IEEE TCAS-II"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"S. Wolf etal 2001. Spintronics: a spin-based electronics vision for the future. science 294 5546 (2001) 1488--1495.  S. Wolf et al. 2001. Spintronics: a spin-based electronics vision for the future. science 294 5546 (2001) 1488--1495.","DOI":"10.1126\/science.1065389"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2871119"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2994896"},{"key":"e_1_3_2_1_44_1","first-page":"1577","article-title":"An Ultra-Dense 2FeFET TCAM Design Based on a Multi-Domain FeFET Model","volume":"66","author":"Yin X.","year":"2019","journal-title":"IEEE TCAS-II"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"X. Yin etal 2017. Design and benchmarking of ferroelectric FET based TCAM. In DATE. EDAA 1448--1453.  X. Yin et al. 2017. Design and benchmarking of ferroelectric FET based TCAM. In DATE. EDAA 1448--1453.","DOI":"10.23919\/DATE.2017.7927219"}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '21"},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431617","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:47:59Z","timestamp":1750193279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431617"}},"subtitle":["From Devices, Circuits, to Architectures and Applications"],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":45,"alternative-id":["10.1145\/3394885.3431617","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431617","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}