{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:20:53Z","timestamp":1750220453943,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["NSF Award: 1718434"],"award-info":[{"award-number":["NSF Award: 1718434"]}]},{"name":"National Science Foundation CAREER Award","award":["NSF CNS-1943224"],"award-info":[{"award-number":["NSF CNS-1943224"]}]},{"name":"Defense Advanced Research Projects Agency","award":["FA8650-18-1-7820"],"award-info":[{"award-number":["FA8650-18-1-7820"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431640","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:48Z","timestamp":1611919968000},"page":"455-462","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Learning Assisted Side Channel Delay Test for Detection of Recycled ICs"],"prefix":"10.1145","author":[{"given":"Ashkan","family":"Vakil","sequence":"first","affiliation":[{"name":"George Mason University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farzad","family":"Niknia","sequence":"additional","affiliation":[{"name":"University of Maryland Baltimore County"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Mirzaeian","sequence":"additional","affiliation":[{"name":"George Mason University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"George Mason University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naghmeh","family":"Karimi","sequence":"additional","affiliation":[{"name":"University of Maryland Baltimore County"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"volume-title":"IWLS 2005 Benchmarks. [Online; accessed","unstructured":"2005. IWLS 2005 Benchmarks. [Online; accessed April 17, 2018]. 2005. IWLS 2005 Benchmarks. [Online; accessed April 17, 2018].","key":"e_1_3_2_1_1_1"},{"volume-title":"Fraudulent Counterfeit Electronic Parts","unstructured":"2013. G-19A test laboratory standards development committee , Fraudulent Counterfeit Electronic Parts ; Avoidance, Detection, Mitigation , and Disposition . 2013. G-19A test laboratory standards development committee, Fraudulent Counterfeit Electronic Parts; Avoidance, Detection, Mitigation, and Disposition.","key":"e_1_3_2_1_2_1"},{"unstructured":"Mahabubul Alam Sreeja Chowdhury Mark M Tehranipoor and Ujjwal Guin. 2018. Robust low-cost and accurate detection of recycled ICs using digital signatures. In HOST. 209--214.  Mahabubul Alam Sreeja Chowdhury Mark M Tehranipoor and Ujjwal Guin. 2018. Robust low-cost and accurate detection of recycled ICs using digital signatures. In HOST. 209--214.","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","volume-title":"Stacked regressions. Machine learning 24, 1","author":"Breiman Leo","year":"1996","unstructured":"Leo Breiman . 1996. Stacked regressions. Machine learning 24, 1 ( 1996 ), 49--64. Leo Breiman. 1996. Stacked regressions. Machine learning 24, 1 (1996), 49--64."},{"key":"e_1_3_2_1_5_1","volume-title":"ECML PKDD Workshop: Languages for Data Mining and Machine Learning. 108--122","author":"Buitinck Lars","year":"2013","unstructured":"Lars Buitinck , Gilles Louppe , Mathieu Blondel , Fabian Pedregosa , Andreas Mueller , Olivier Grisel , Vlad Niculae , Peter Prettenhofer , Alexandre Gramfort , Jaques Grobler , Robert Layton , Jake VanderPlas , Arnaud Joly , Brian Holt , and Ga\u00ebl Varoquaux . 2013 . API design for machine learning software: experiences from the scikit-learn project . In ECML PKDD Workshop: Languages for Data Mining and Machine Learning. 108--122 . Lars Buitinck, Gilles Louppe, Mathieu Blondel, Fabian Pedregosa, Andreas Mueller, Olivier Grisel, Vlad Niculae, Peter Prettenhofer, Alexandre Gramfort, Jaques Grobler, Robert Layton, Jake VanderPlas, Arnaud Joly, Brian Holt, and Ga\u00ebl Varoquaux. 2013. API design for machine learning software: experiences from the scikit-learn project. In ECML PKDD Workshop: Languages for Data Mining and Machine Learning. 108--122."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/2939672.2939785"},{"volume-title":"Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI). 477--482","author":"Kolhe G.","unstructured":"G. Kolhe , S. M. PD, S. Rafatirad , H. Mahmoodi , A. Sasan , and H. Homayoun . 2019. On Custom LUT-based Obfuscation . In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI). 477--482 . G. Kolhe, S. M. PD, S. Rafatirad, H. Mahmoodi, A. Sasan, and H. Homayoun. 2019. On Custom LUT-based Obfuscation. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI). 477--482.","key":"e_1_3_2_1_7_1"},{"unstructured":"GIPC. 2016. Counterfeits and Their Impact on Consumer Safety.  GIPC. 2016. Counterfeits and Their Impact on Consumer Safety.","key":"e_1_3_2_1_8_1"},{"volume-title":"Improving Efficiency by Shrinkage: The James--Stein and Ridge Regression Estimators","author":"Gruber Marvin","unstructured":"Marvin Gruber . 2017. Improving Efficiency by Shrinkage: The James--Stein and Ridge Regression Estimators . Routledge . Marvin Gruber. 2017. Improving Efficiency by Shrinkage: The James--Stein and Ridge Regression Estimators. Routledge.","key":"e_1_3_2_1_9_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/TVLSI.2015.2466551"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE North Atlantic Test Workshop.","author":"U. Guin","year":"2013","unstructured":"U. Guin et al. 2013 . On selection of counterfeit IC detection methods . In IEEE North Atlantic Test Workshop. U. Guin et al. 2013. On selection of counterfeit IC detection methods. In IEEE North Atlantic Test Workshop."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/3316781.3317831"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/3400302.3415667"},{"volume-title":"Connectivity and Routing Augmentation Model for Building Logic Encryption. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 153--159","author":"Kamali H. M.","unstructured":"H. M. Kamali , K. Z. Azar , H. Homayoun , and A. Sasan . 2020. SCRAMBLE: The State , Connectivity and Routing Augmentation Model for Building Logic Encryption. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 153--159 . H. M. Kamali, K. Z. Azar, H. Homayoun, and A. Sasan. 2020. SCRAMBLE: The State, Connectivity and Routing Augmentation Model for Building Logic Encryption. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 153--159.","key":"e_1_3_2_1_15_1"},{"unstructured":"H. M. Kamali K. Z. Azar K. Gaj H. Homayoun and A. Sasan. 2018. LUT-lock: A Novel LUT-based Logic Obfuscation for FPGA-bitstream and ASIC-hardware Protection. In IEEE Computer Society Annual Sympo. on VLSI (ISVLSI). 405--410.  H. M. Kamali K. Z. Azar K. Gaj H. Homayoun and A. Sasan. 2018. LUT-lock: A Novel LUT-based Logic Obfuscation for FPGA-bitstream and ASIC-hardware Protection. In IEEE Computer Society Annual Sympo. on VLSI (ISVLSI). 405--410.","key":"e_1_3_2_1_16_1"},{"volume-title":"The elements of statistical learning: data mining, inference, and prediction","author":"Hastie Trevor","unstructured":"Trevor Hastie , Robert Tibshirani , and Jerome Friedman . 2009. The elements of statistical learning: data mining, inference, and prediction . Springer Science & Business Media . Trevor Hastie, Robert Tibshirani, and Jerome Friedman. 2009. The elements of statistical learning: data mining, inference, and prediction. Springer Science & Business Media.","key":"e_1_3_2_1_17_1"},{"volume-title":"Random decision forests. In int'l Conf. on document analysis and recognition","author":"Tin Kam Ho.","unstructured":"Tin Kam Ho. 1995. Random decision forests. In int'l Conf. on document analysis and recognition , Vol. 1 . IEEE , 278--282. Tin Kam Ho. 1995. Random decision forests. In int'l Conf. on document analysis and recognition, Vol. 1. IEEE, 278--282.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","first-page":"947","article-title":"Recycled IC detection based on statistical methods","volume":"34","author":"Huang Ke","year":"2015","unstructured":"Ke Huang , Yu Liu , Nenad Korolija , John M Carulli , and Yiorgos Makris . 2015 . Recycled IC detection based on statistical methods . TCAD 34 , 6 (2015), 947 -- 960 . Ke Huang, Yu Liu, Nenad Korolija, John M Carulli, and Yiorgos Makris. 2015. Recycled IC detection based on statistical methods. TCAD 34, 6 (2015), 947--960.","journal-title":"TCAD"},{"volume-title":"Great Lakes Symposium on VLSI (GLSVLSI). 471--476","author":"Azar K. Z.","unstructured":"K. Z. Azar , H. M. Kamali , H. Homayoun , and A. Sasan . 2019. Threats on logic locking: A decade later . In Great Lakes Symposium on VLSI (GLSVLSI). 471--476 . K. Z. Azar, H. M. Kamali, H. Homayoun, and A. Sasan. 2019. Threats on logic locking: A decade later. In Great Lakes Symposium on VLSI (GLSVLSI). 471--476.","key":"e_1_3_2_1_20_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1007\/s10836-018-5745-6"},{"doi-asserted-by":"crossref","unstructured":"Naghmeh Karimi Jean-Luc Danger and Sylvain Guilley. 2018. On the effect of aging in detecting hardware trojan horses with template analysis. In int'l Symp. on On-Line Testing And Robust System Design (IOLTS). 281--286.  Naghmeh Karimi Jean-Luc Danger and Sylvain Guilley. 2018. On the effect of aging in detecting hardware trojan horses with template analysis. In int'l Symp. on On-Line Testing And Robust System Design (IOLTS). 281--286.","key":"e_1_3_2_1_22_1","DOI":"10.1109\/IOLTS.2018.8474089"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/2724718"},{"key":"e_1_3_2_1_24_1","volume-title":"Said Hamdioui, and Francky Catthoor.","author":"Khan Seyab","year":"2011","unstructured":"Seyab Khan , Nor Zaidi Haron , Said Hamdioui, and Francky Catthoor. 2011 . NBTI monitoring and design for reliability in nanoscale circuits. In Int'l Symp. on Defect and Fault Tolerance in VLSI and Nanotechnology Systems . 68--76. Seyab Khan, Nor Zaidi Haron, Said Hamdioui, and Francky Catthoor. 2011. NBTI monitoring and design for reliability in nanoscale circuits. In Int'l Symp. on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. 68--76."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.17485\/ijst\/2015\/v8i8\/68115"},{"unstructured":"A. Mirzaeian. 2020. Trojan Detection. https:\/\/github.com\/amirzaei1367\/trojan-detection  A. Mirzaeian. 2020. Trojan Detection. https:\/\/github.com\/amirzaei1367\/trojan-detection","key":"e_1_3_2_1_26_1"},{"doi-asserted-by":"crossref","unstructured":"F. Oboril et al. 2012. ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level. In Int'l Conf. on Dependable Systems and Networks. 1--12.  F. Oboril et al. 2012. ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level. In Int'l Conf. on Dependable Systems and Networks. 1--12.","key":"e_1_3_2_1_27_1","DOI":"10.1109\/DSN.2012.6263957"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1145\/3194554.3194596"},{"volume-title":"VLSI Test Symposium (VTS). 1--6.","author":"Roshanisefat S.","unstructured":"S. Roshanisefat , H. M. Kamali , K. Z. Azar , S. M. P. Dinakarrao , N. Karimi , H. Homayoun , and A. Sasan . 2020. DFSSD: Deep Faults and Shallow State Duality, A Provably Strong Obfuscation Solution for Circuits with Restricted Access to Scan Chain . In VLSI Test Symposium (VTS). 1--6. S. Roshanisefat, H. M. Kamali, K. Z. Azar, S. M. P. Dinakarrao, N. Karimi, H. Homayoun, and A. Sasan. 2020. DFSSD: Deep Faults and Shallow State Duality, A Provably Strong Obfuscation Solution for Circuits with Restricted Access to Scan Chain. In VLSI Test Symposium (VTS). 1--6.","key":"e_1_3_2_1_29_1"},{"doi-asserted-by":"crossref","unstructured":"Bicky Shakya Ujjwal Guin Mark Tehranipoor and Domenic Forte. 2015. Performance optimization for on-chip sensors to detect recycled ICs. In int'l Conf. on Computer Design (ICCD). 289--295.  Bicky Shakya Ujjwal Guin Mark Tehranipoor and Domenic Forte. 2015. Performance optimization for on-chip sensors to detect recycled ICs. In int'l Conf. on Computer Design (ICCD). 289--295.","key":"e_1_3_2_1_30_1","DOI":"10.1109\/ICCD.2015.7357116"},{"unstructured":"Synopsys. 2016. HSPICE User Guide: Basic Simulation and Analysis.  Synopsys. 2016. HSPICE User Guide: Basic Simulation and Analysis.","key":"e_1_3_2_1_31_1"},{"key":"e_1_3_2_1_32_1","volume-title":"http:\/\/synopsys.com Accessed","author":"Toolset Synopsys","year":"2020","unstructured":"Synopsys. 2020. Synopsys Toolset . http:\/\/synopsys.com Accessed April 10, 2020 . Synopsys. 2020. Synopsys Toolset. http:\/\/synopsys.com Accessed April 10, 2020."},{"volume-title":"Counterfeit Integrated Circuits","author":"Tehranipoor Mark Mohammad","unstructured":"Mark Mohammad Tehranipoor , Ujjwal Guin , and Domenic Forte . 2015. Counterfeit integrated circuits . In Counterfeit Integrated Circuits . Springer , 15--36. Mark Mohammad Tehranipoor, Ujjwal Guin, and Domenic Forte. 2015. Counterfeit integrated circuits. In Counterfeit Integrated Circuits. Springer, 15--36.","key":"e_1_3_2_1_33_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.1111\/j.2517-6161.1996.tb02080.x"},{"volume-title":"LASCA: Learning Assisted Side Channel Delay Analysis for Hardware Trojan Detection. In 21st International Symposium on Quality Electronic Design (ISQED). 40--45","author":"Vakil A.","unstructured":"A. Vakil , F. Behnia , A. Mirzaeian , H. Homayoun , N. Karimi , and A. Sasan . 2020 . LASCA: Learning Assisted Side Channel Delay Analysis for Hardware Trojan Detection. In 21st International Symposium on Quality Electronic Design (ISQED). 40--45 . A. Vakil, F. Behnia, A. Mirzaeian, H. Homayoun, N. Karimi, and A. Sasan. 2020. LASCA: Learning Assisted Side Channel Delay Analysis for Hardware Trojan Detection. In 21st International Symposium on Quality Electronic Design (ISQED). 40--45.","key":"e_1_3_2_1_35_1"},{"doi-asserted-by":"crossref","unstructured":"Ashkan Vakil Houman Homayoun and Avesta Sasan. 2019. IR-ATA: IR annotated timing analysis a flow for closing the loop between PDN design IR analysis & timing closure. In ASP-DAC. 152--159.  Ashkan Vakil Houman Homayoun and Avesta Sasan. 2019. IR-ATA: IR annotated timing analysis a flow for closing the loop between PDN design IR analysis & timing closure. In ASP-DAC. 152--159.","key":"e_1_3_2_1_36_1","DOI":"10.1145\/3287624.3287683"},{"doi-asserted-by":"crossref","unstructured":"V. Wang et al. 2008. A Design Model for Random Process Variability. In Int'l Symp. on Quality Electronic Design. 734--737.  V. Wang et al. 2008. A Design Model for Random Process Variability. In Int'l Symp. on Quality Electronic Design. 734--737.","key":"e_1_3_2_1_37_1","DOI":"10.1109\/ISQED.2008.4479829"},{"key":"e_1_3_2_1_38_1","volume-title":"Stacked generalization. Neural networks 5, 2","author":"Wolpert David H","year":"1992","unstructured":"David H Wolpert . 1992. Stacked generalization. Neural networks 5, 2 ( 1992 ), 241--259. David H Wolpert. 1992. Stacked generalization. Neural networks 5, 2 (1992), 241--259."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_39_1","DOI":"10.1109\/MDAT.2013.2249555"},{"key":"e_1_3_2_1_40_1","volume-title":"Trends in the global IC design service market. DIGITIMES research","author":"Yeh A.","year":"2012","unstructured":"A. Yeh . 2012. Trends in the global IC design service market. DIGITIMES research ( 2012 ). A. Yeh. 2012. Trends in the global IC design service market. DIGITIMES research (2012)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_41_1","DOI":"10.1145\/2593069.2593102"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_42_1","DOI":"10.1111\/j.1467-9868.2005.00503.x"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"acronym":"ASPDAC '21","name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan"},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431640","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431640","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:48:00Z","timestamp":1750193280000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431640"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":42,"alternative-id":["10.1145\/3394885.3431640","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431640","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}