{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:45Z","timestamp":1750220745425,"version":"3.41.0"},"reference-count":70,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2020,9,26]],"date-time":"2020-09-26T00:00:00Z","timestamp":1601078400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001459","name":"Ministry of Education of Singapore","doi-asserted-by":"crossref","award":["MOE2018-T2-1-098"],"award-info":[{"award-number":["MOE2018-T2-1-098"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2020,9,30]]},"abstract":"<jats:p>\n            In recent years, the next-generation non-volatile memory (NVM) technologies have emerged with DRAM-like byte addressability and disk-like durability. Computer architects have proposed to use them to build\n            <jats:italic>persistent memory<\/jats:italic>\n            that blurs the conventional boundary between volatile memory and non-volatile storage. However, ARM processors, ones that are widely used in embedded computing systems, start providing architectural supports to utilize NVM since ARMv8. In this article, we consider tailoring B+-tree for NVM operated by a 64-bit ARMv8 processor. We first conduct an empirical study of performance overhead in writing and reading data for a B+-tree with an ARMv8 processor, including the time cost of cache line flushes and memory fences for crash consistency as well as the execution time of binary search compared to that of linear search. We hence identify the key weaknesses in the design of B+-tree with ARMv8 architecture. Accordingly, we develop a new B+-tree variant, namely,\n            <jats:bold>&lt;underline&gt;c&lt;\/underline&gt;<\/jats:bold>\n            rash\n            <jats:bold>&lt;underline&gt;r&lt;\/underline&gt;<\/jats:bold>\n            ecoverable\n            <jats:bold>&lt;underline&gt;A&lt;\/underline&gt;<\/jats:bold>\n            RMv8-oriented\n            <jats:bold>&lt;underline&gt;B<\/jats:bold>\n            &lt;\/underline&gt;+-tree (Crab-tree). To insert and delete data at runtime, Crab-tree selectively chooses one of two strategies, i.e., copy on write and shifting in place, depending on which one causes less consistency cost. Crab-tree regulates a strict execution order in both strategies and recovers the tree structure in case of crashes. To further improve the performance of Crab-tree, we employ three methods to reduce software overhead, cache misses, and consistency cost, respectively. We have implemented and evaluated Crab-tree in Raspberry Pi 3 Model B+ with emulated NVM. Experiments show that Crab-tree significantly outperforms state-of-the-art B+-trees designed for persistent memory by up to 2.2\u00d7 and 3.7\u00d7 in write and read performances, respectively, with both consistency and scalability achieved.\n          <\/jats:p>","DOI":"10.1145\/3396236","type":"journal-article","created":{"date-parts":[[2020,7,7]],"date-time":"2020-07-07T12:39:02Z","timestamp":1594125542000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Crab-tree"],"prefix":"10.1145","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9069-2650","authenticated-orcid":false,"given":"Chundong","family":"Wang","sequence":"first","affiliation":[{"name":"ShanghaiTech University, China"}]},{"given":"Sudipta","family":"Chattopadhyay","sequence":"additional","affiliation":[{"name":"Singapore University of Technology and Design, Singapore"}]},{"given":"Gunavaran","family":"Brihadiswarn","sequence":"additional","affiliation":[{"name":"University of Moratuwa, Sri Lanka"}]}],"member":"320","published-online":{"date-parts":[[2020,9,26]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Everspin. 2018. MRAM Technology Attributes. Retrieved from https:\/\/www.everspin.com\/mram-technology-attributes.  Everspin. 2018. MRAM Technology Attributes. Retrieved from https:\/\/www.everspin.com\/mram-technology-attributes."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the 5th Biennial Conference on Innovative Data Systems Research (CIDR\u201911)","author":"Chen Shimin","year":"2011","unstructured":"Shimin Chen , Phillip B. Gibbons , and Suman Nath . 2011 . Rethinking database algorithms for phase change memory . In Proceedings of the 5th Biennial Conference on Innovative Data Systems Research (CIDR\u201911) .1--11. Retrieved from https:\/\/www.microsoft.com\/en-us\/research\/publication\/rethinking-database-algorithms-for-phase-change-memory\/. Shimin Chen, Phillip B. Gibbons, and Suman Nath. 2011. Rethinking database algorithms for phase change memory. In Proceedings of the 5th Biennial Conference on Innovative Data Systems Research (CIDR\u201911).1--11. Retrieved from https:\/\/www.microsoft.com\/en-us\/research\/publication\/rethinking-database-algorithms-for-phase-change-memory\/."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"e_1_2_1_4_1","unstructured":"Micron and Intel. 2015. 3D XPoint Technology. Retrieved from http:\/\/www.micron.com\/about\/innovations\/3d-xpoint-technology.  Micron and Intel. 2015. 3D XPoint Technology. Retrieved from http:\/\/www.micron.com\/about\/innovations\/3d-xpoint-technology."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654117"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917)","author":"Zhang Mingzhe","year":"2017","unstructured":"Mingzhe Zhang , Lunkai Zhang , Lei Jiang , Zhiyong Liu , and Frederic T. Chong . 2017. Balancing performance and lifetime of MLC PCM by using a region retention monitor . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917) . 385--396. DOI:http:\/\/dx.doi.org\/10.1109\/HPCA. 2017 .45 10.1109\/HPCA.2017.45 Mingzhe Zhang, Lunkai Zhang, Lei Jiang, Zhiyong Liu, and Frederic T. Chong. 2017. Balancing performance and lifetime of MLC PCM by using a region retention monitor. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917). 385--396. DOI:http:\/\/dx.doi.org\/10.1109\/HPCA.2017.45"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"volume-title":"Proceedings of the 11th USENIX Conference on File and Storage Technologies (FAST\u201913)","author":"Lee Eunji","key":"e_1_2_1_8_1","unstructured":"Eunji Lee , Hyokyung Bahn , and Sam H. Noh . 2013. Unioning of the buffer cache and journaling layers with non-volatile memory . In Proceedings of the 11th USENIX Conference on File and Storage Technologies (FAST\u201913) . USENIX, San Jose, CA, 73--80. Eunji Lee, Hyokyung Bahn, and Sam H. Noh. 2013. Unioning of the buffer cache and journaling layers with non-volatile memory. In Proceedings of the 11th USENIX Conference on File and Storage Technologies (FAST\u201913). USENIX, San Jose, CA, 73--80."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208274"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST\u201916)","author":"Xu Jian","year":"2016","unstructured":"Jian Xu and Steven Swanson . 2016 . NOVA: A log-structured file system for hybrid volatile\/non-volatile main memories . In Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST\u201916) . USENIX Association, Santa Clara, CA, 323--338. Retrieved from https:\/\/www.usenix.org\/conference\/fast16\/technical-sessions\/presentation\/xu. Jian Xu and Steven Swanson. 2016. NOVA: A log-structured file system for hybrid volatile\/non-volatile main memories. In Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST\u201916). USENIX Association, Santa Clara, CA, 323--338. Retrieved from https:\/\/www.usenix.org\/conference\/fast16\/technical-sessions\/presentation\/xu."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126940"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062236"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901324"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898110"},{"key":"e_1_2_1_17_1","unstructured":"Intel. 2014. Persistent Memory Development Kit. Retrieved from http:\/\/pmem.io\/pmdk\/.  Intel. 2014. Persistent Memory Development Kit. Retrieved from http:\/\/pmem.io\/pmdk\/."},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201911)","author":"Volos Haris","year":"1950","unstructured":"Haris Volos , Andres Jaan Tack , and Michael M. Swift . 2011. Mnemosyne: Lightweight persistent memory . In Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201911) . ACM, New York, NY, 91--104. DOI:http:\/\/dx.doi.org\/10.1145\/ 1950 365.1950379 10.1145\/1950365.1950379 Haris Volos, Andres Jaan Tack, and Michael M. Swift. 2011. Mnemosyne: Lightweight persistent memory. In Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201911). ACM, New York, NY, 91--104. DOI:http:\/\/dx.doi.org\/10.1145\/1950365.1950379"},{"volume-title":"Proceedings of the 9th European Conference on Computer Systems (EuroSys\u201914)","author":"Volos Haris","key":"e_1_2_1_19_1","unstructured":"Haris Volos , Sanketh Nalli , Sankarlingam Panneerselvam , Venkatanathan Varadarajan , Prashant Saxena , and Michael M. Swift . 2014. Aerie: Flexible file-system interfaces to storage-class memory . In Proceedings of the 9th European Conference on Computer Systems (EuroSys\u201914) . ACM, New York, NY. DOI:http:\/\/dx.doi.org\/10.1145\/2592798.2592810 10.1145\/2592798.2592810 Haris Volos, Sanketh Nalli, Sankarlingam Panneerselvam, Venkatanathan Varadarajan, Prashant Saxena, and Michael M. Swift. 2014. Aerie: Flexible file-system interfaces to storage-class memory. In Proceedings of the 9th European Conference on Computer Systems (EuroSys\u201914). ACM, New York, NY. DOI:http:\/\/dx.doi.org\/10.1145\/2592798.2592810"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196066"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287656"},{"key":"e_1_2_1_22_1","unstructured":"ARM. 2017. ARM Architecture Reference Manual ARMv8 for ARMv8-A architecture profile. Retrieved from https:\/\/static.docs.arm.com\/ddi0487\/ca\/DDI0487C_a_armv8_arm.pdf.  ARM. 2017. ARM Architecture Reference Manual ARMv8 for ARMv8-A architecture profile. Retrieved from https:\/\/static.docs.arm.com\/ddi0487\/ca\/DDI0487C_a_armv8_arm.pdf."},{"key":"e_1_2_1_23_1","unstructured":"ARM. 2016. ARMv8-A architecture evolution. Retrieved from https:\/\/community.arm.com\/processors\/b\/blog\/posts\/armv8-a-architecture-evolution.  ARM. 2016. ARMv8-A architecture evolution. Retrieved from https:\/\/community.arm.com\/processors\/b\/blog\/posts\/armv8-a-architecture-evolution."},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the 9th USENIX Conference on File and Stroage Technologies (FAST\u201911)","author":"Venkataraman Shivaram","year":"1960","unstructured":"Shivaram Venkataraman , Niraj Tolia , Parthasarathy Ranganathan , and Roy H. Campbell . 2011. Consistent and durable data structures for non-volatile byte-addressable memory . In Proceedings of the 9th USENIX Conference on File and Stroage Technologies (FAST\u201911) . USENIX Association, Berkeley, CA, 1--15. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id= 1960 475.1960480. Shivaram Venkataraman, Niraj Tolia, Parthasarathy Ranganathan, and Roy H. Campbell. 2011. Consistent and durable data structures for non-volatile byte-addressable memory. In Proceedings of the 9th USENIX Conference on File and Stroage Technologies (FAST\u201911). USENIX Association, Berkeley, CA, 1--15. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=1960475.1960480."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST\u201915)","author":"Yang Jun","year":"2015","unstructured":"Jun Yang , Qingsong Wei , Cheng Chen , Chundong Wang , Khai Leong Yong , and Bingsheng He . 2015 . NV-Tree: Reducing consistency cost for NVM-based single level systems . In Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST\u201915) . USENIX Association, Santa Clara, CA, 167--181. Jun Yang, Qingsong Wei, Cheng Chen, Chundong Wang, Khai Leong Yong, and Bingsheng He. 2015. NV-Tree: Reducing consistency cost for NVM-based single level systems. In Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST\u201915). USENIX Association, Santa Clara, CA, 167--181."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.14778\/2752939.2752947"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915251"},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST\u201918)","author":"Hwang Deukyeon","year":"2018","unstructured":"Deukyeon Hwang , Wook-Hee Kim , Youjip Won , and Beomseok Nam . 2018 . Endurable transient inconsistency in byte-addressable persistent B+-tree . In Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST\u201918) . USENIX Association, Oakland, CA, 187--200. Retrieved from https:\/\/www.usenix.org\/conference\/fast18\/presentation\/hwang. Deukyeon Hwang, Wook-Hee Kim, Youjip Won, and Beomseok Nam. 2018. Endurable transient inconsistency in byte-addressable persistent B+-tree. In Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST\u201918). USENIX Association, Oakland, CA, 187--200. Retrieved from https:\/\/www.usenix.org\/conference\/fast18\/presentation\/hwang."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541957"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974684"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.50"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124539"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)","author":"Ogleari M. A.","year":"2018","unstructured":"M. A. Ogleari , E. L. Miller , and J. Zhao . 2018. Steal but no force: Efficient hardware undo+redo logging for persistent memory systems . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918) . 336--349. DOI:http:\/\/dx.doi.org\/10.1109\/HPCA. 2018 .00037 10.1109\/HPCA.2018.00037 M. A. Ogleari, E. L. Miller, and J. Zhao. 2018. Steal but no force: Efficient hardware undo+redo logging for persistent memory systems. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918). 336--349. DOI:http:\/\/dx.doi.org\/10.1109\/HPCA.2018.00037"},{"volume-title":"Proceedings of the 27th International Symposium on Computer Architecture (ISCA\u201900)","author":"Rixner Scott","key":"e_1_2_1_34_1","unstructured":"Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , and John D. Owens . 2000. Memory access scheduling . In Proceedings of the 27th International Symposium on Computer Architecture (ISCA\u201900) . ACM, New York, NY, 128--138. DOI:http:\/\/dx.doi.org\/10.1145\/339647.339668 10.1145\/339647.339668 Scott Rixner, William J. Dally, Ujval J. Kapasi, Peter Mattson, and John D. Owens. 2000. Memory access scheduling. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA\u201900). ACM, New York, NY, 128--138. DOI:http:\/\/dx.doi.org\/10.1145\/339647.339668"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2015.7255223"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"e_1_2_1_37_1","unstructured":"The Raspberry Pi Foundation. 2018. Raspberry Pi 3 Model B+. Retrieved from https:\/\/www.raspberrypi.org\/products\/raspberry-pi-3-model-b-plus\/.  The Raspberry Pi Foundation. 2018. Raspberry Pi 3 Model B+. Retrieved from https:\/\/www.raspberrypi.org\/products\/raspberry-pi-3-model-b-plus\/."},{"volume-title":"Proceedings of the 36th International Symposium on Computer Architecture (ISCA\u201909)","author":"Qureshi Moinuddin K.","key":"e_1_2_1_38_1","unstructured":"Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , and Jude A. Rivers . 2009. Scalable high performance main memory system using phase-change memory technology . In Proceedings of the 36th International Symposium on Computer Architecture (ISCA\u201909) . ACM, New York, NY, 24--33. DOI:http:\/\/dx.doi.org\/10.1145\/1555754.1555760 10.1145\/1555754.1555760 Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. 2009. Scalable high performance main memory system using phase-change memory technology. In Proceedings of the 36th International Symposium on Computer Architecture (ISCA\u201909). ACM, New York, NY, 24--33. DOI:http:\/\/dx.doi.org\/10.1145\/1555754.1555760"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2151018"},{"volume-title":"Proceedings of the 46th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913)","author":"Zhao Jishen","key":"e_1_2_1_41_1","unstructured":"Jishen Zhao , Sheng Li , Doe Hyun Yoon , Yuan Xie , and Norman P. Jouppi . 2013. Kiln: Closing the performance gap between systems with and without persistence support . In Proceedings of the 46th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913) . ACM, New York, NY, 421--432. DOI:http:\/\/dx.doi.org\/10.1145\/2540708.2540744 10.1145\/2540708.2540744 Jishen Zhao, Sheng Li, Doe Hyun Yoon, Yuan Xie, and Norman P. Jouppi. 2013. Kiln: Closing the performance gap between systems with and without persistence support. In Proceedings of the 46th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913). ACM, New York, NY, 421--432. DOI:http:\/\/dx.doi.org\/10.1145\/2540708.2540744"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/2591305.2591309"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744908"},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the USENIX Technical Conference (USENIX ATC\u201917)","author":"Dong Mingkai","year":"2017","unstructured":"Mingkai Dong and Haibo Chen . 2017 . Soft updates made simple and fast on non-volatile memory . In Proceedings of the USENIX Technical Conference (USENIX ATC\u201917) . USENIX Association, Santa Clara, CA, 719--731. Retrieved from https:\/\/www.usenix.org\/conference\/atc17\/technical-sessions\/presentation\/dong. Mingkai Dong and Haibo Chen. 2017. Soft updates made simple and fast on non-volatile memory. In Proceedings of the USENIX Technical Conference (USENIX ATC\u201917). USENIX Association, Santa Clara, CA, 719--731. Retrieved from https:\/\/www.usenix.org\/conference\/atc17\/technical-sessions\/presentation\/dong."},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA\u201911)","author":"Smullen Clinton W.","year":"2014","unstructured":"Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , and Mircea R. Stan . 2011. Relaxing non-volatility for fast and energy-efficient STT-RAM caches . In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA\u201911) . IEEE Computer Society, Washington, DC, 50--61. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id= 2014 698.2014895. Clinton W. Smullen, Vidyabhushan Mohan, Anurag Nigam, Sudhanva Gurumurthi, and Mircea R. Stan. 2011. Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA\u201911). IEEE Computer Society, Washington, DC, 50--61. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=2014698.2014895."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670529.2754969"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694370"},{"key":"e_1_2_1_49_1","first-page":"2","article-title":"Durable address translation in PCM-Based flash storage systems","volume":"28","author":"Liu Duo","year":"2017","unstructured":"Duo Liu , Kan Zhong , Tianzheng Wang , Yi Wang , Zili Shao , Edwin Hsing-Mean Sha , and Jingling Xue . 2017 . Durable address translation in PCM-Based flash storage systems . IEEE Trans. Parallel Distrib. Syst. 28 , 2 (Feb. 2017), 475--490. DOI:http:\/\/dx.doi.org\/10.1109\/TPDS.2016.2586059 10.1109\/TPDS.2016.2586059 Duo Liu, Kan Zhong, Tianzheng Wang, Yi Wang, Zili Shao, Edwin Hsing-Mean Sha, and Jingling Xue. 2017. Durable address translation in PCM-Based flash storage systems. IEEE Trans. Parallel Distrib. Syst. 28, 2 (Feb. 2017), 475--490. DOI:http:\/\/dx.doi.org\/10.1109\/TPDS.2016.2586059","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2697394"},{"key":"e_1_2_1_51_1","first-page":"1s","article-title":"A lifetime aware buffer assignment method for streaming applications on DRAM\/PRAM hybrid memory","volume":"12","author":"Lee Daeyoung","year":"2013","unstructured":"Daeyoung Lee and Hyunok Oh . 2013 . A lifetime aware buffer assignment method for streaming applications on DRAM\/PRAM hybrid memory . ACM Trans. Embed. Comput. Syst. 12 , 1s (Mar. 2013). DOI:http:\/\/dx.doi.org\/10.1145\/2435227.2435232 10.1145\/2435227.2435232 Daeyoung Lee and Hyunok Oh. 2013. A lifetime aware buffer assignment method for streaming applications on DRAM\/PRAM hybrid memory. ACM Trans. Embed. Comput. Syst. 12, 1s (Mar. 2013). DOI:http:\/\/dx.doi.org\/10.1145\/2435227.2435232","journal-title":"ACM Trans. Embed. Comput. Syst."},{"volume-title":"Proceeding of the 41st International Symposium on Computer Architecuture (ISCA\u201914)","author":"Pelley Steven","key":"e_1_2_1_52_1","unstructured":"Steven Pelley , Peter M. Chen , and Thomas F. Wenisch . 2014. Memory persistency . In Proceeding of the 41st International Symposium on Computer Architecuture (ISCA\u201914) . IEEE Press, Piscataway, NJ, 265--276. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665712. Steven Pelley, Peter M. Chen, and Thomas F. Wenisch. 2014. Memory persistency. In Proceeding of the 41st International Symposium on Computer Architecuture (ISCA\u201914). IEEE Press, Piscataway, NJ, 265--276. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665712."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3063130"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2948004"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3211332.3211338"},{"key":"e_1_2_1_56_1","volume-title":"Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST\u201912)","author":"Chidambaram Vijay","year":"2084","unstructured":"Vijay Chidambaram , Tushar Sharma , Andrea C. Arpaci-Dusseau , and Remzi H . Arpaci-Dusseau. 2012. Consistency without ordering . In Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST\u201912) . USENIX Association, Berkeley, CA, 101--116. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=2 2084 61.2208470. Vijay Chidambaram, Tushar Sharma, Andrea C. Arpaci-Dusseau, and Remzi H. Arpaci-Dusseau. 2012. Consistency without ordering. In Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST\u201912). USENIX Association, Berkeley, CA, 101--116. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=2208461.2208470."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316482.3326358"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.33"},{"key":"e_1_2_1_59_1","unstructured":"Wikipedia. 2019. Compare-and-swap. Retrieved from https:\/\/en.wikipedia.org\/wiki\/Compare-and-swap.  Wikipedia. 2019. Compare-and-swap. Retrieved from https:\/\/en.wikipedia.org\/wiki\/Compare-and-swap."},{"key":"e_1_2_1_60_1","volume-title":"Release notes for Arm Compiler 6.10.","author":"Holdings ARM","year":"2018","unstructured":"ARM Holdings . 2018. Release notes for Arm Compiler 6.10. Retrieved from https:\/\/en.wikipedia.org\/wiki\/Compare-and-swap. ( March 2018 ). ARM Holdings. 2018. Release notes for Arm Compiler 6.10. Retrieved from https:\/\/en.wikipedia.org\/wiki\/Compare-and-swap. (March 2018)."},{"key":"e_1_2_1_61_1","unstructured":"Phil Yang. 2019. Add 128-bit atomic compare exchange. Retrieved from http:\/\/patchwork.dpdk.org\/patch\/61468\/.  Phil Yang. 2019. Add 128-bit atomic compare exchange. Retrieved from http:\/\/patchwork.dpdk.org\/patch\/61468\/."},{"key":"e_1_2_1_62_1","unstructured":"WikiChip. 2017. ARMv8.1. Retrieved from https:\/\/en.wikichip.org\/wiki\/arm\/armv8.1.  WikiChip. 2017. ARMv8.1. Retrieved from https:\/\/en.wikichip.org\/wiki\/arm\/armv8.1."},{"key":"e_1_2_1_63_1","volume-title":"Hennessy","author":"Patterson David A.","year":"2016","unstructured":"David A. Patterson and John L . Hennessy . 2016 . Computer Organization and Design ARM Edition: The Hardware Software Interface. Morgan Kaufmann . David A. Patterson and John L. Hennessy. 2016. Computer Organization and Design ARM Edition: The Hardware Software Interface. Morgan Kaufmann."},{"key":"e_1_2_1_64_1","unstructured":"openSUSE. 2018. openSUSE:AArch64. Retrieved from https:\/\/en.opensuse.org\/openSUSE:AArch64.  openSUSE. 2018. openSUSE:AArch64. Retrieved from https:\/\/en.opensuse.org\/openSUSE:AArch64."},{"key":"e_1_2_1_65_1","unstructured":"Everspin. 2018. Spin-transfer Torque MRAM Technology. Retrieved from https:\/\/www.everspin.com\/spin-transfer-torque-mram-technology.  Everspin. 2018. Spin-transfer Torque MRAM Technology. Retrieved from https:\/\/www.everspin.com\/spin-transfer-torque-mram-technology."},{"key":"e_1_2_1_66_1","unstructured":"Everspin. 2020. Everspin Technologies Announces Development of STT-MRAM for Industrial and IoT Applications. Retrieved from https:\/\/www.everspin.com\/sites\/default\/files\/pressdocs\/Everspin__industrial_IoT_STTMRAM.pdf.  Everspin. 2020. Everspin Technologies Announces Development of STT-MRAM for Industrial and IoT Applications. Retrieved from https:\/\/www.everspin.com\/sites\/default\/files\/pressdocs\/Everspin__industrial_IoT_STTMRAM.pdf."},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2731959"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627630"},{"key":"e_1_2_1_69_1","volume-title":"Phoenix: Towards Persistently Secure, Recoverable, and NVM Friendly Tree of Counters. arxiv:cs.CR\/1911.01922.","author":"Alwadi Mazen","year":"2019","unstructured":"Mazen Alwadi , Aziz Mohaisen , and Amro Awad . 2019 . Phoenix: Towards Persistently Secure, Recoverable, and NVM Friendly Tree of Counters. arxiv:cs.CR\/1911.01922. Mazen Alwadi, Aziz Mohaisen, and Amro Awad. 2019. Phoenix: Towards Persistently Secure, Recoverable, and NVM Friendly Tree of Counters. arxiv:cs.CR\/1911.01922."},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151017"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3396236","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3396236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:45Z","timestamp":1750199925000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3396236"}},"subtitle":["A Crash Recoverable B+-tree Variant for Persistent Memory with ARMv8 Architecture"],"short-title":[],"issued":{"date-parts":[[2020,9,26]]},"references-count":70,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2020,9,30]]}},"alternative-id":["10.1145\/3396236"],"URL":"https:\/\/doi.org\/10.1145\/3396236","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2020,9,26]]},"assertion":[{"value":"2019-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-09-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}