{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:20:59Z","timestamp":1781713259932,"version":"3.54.5"},"reference-count":212,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2020,8,3]],"date-time":"2020-08-03T00:00:00Z","timestamp":1596412800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100005004","name":"Ekonomiaren Garapen eta Lehiakortasun Saila, Eusko Jaurlaritza","doi-asserted-by":"publisher","award":["KK-2019-00035"],"award-info":[{"award-number":["KK-2019-00035"]}],"id":[{"id":"10.13039\/501100005004","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Ministry of Economy and Competitiveness","award":["TIN2015-65316-P, RYC-2013-14717"],"award-info":[{"award-number":["TIN2015-65316-P, RYC-2013-14717"]}]},{"name":"HiPEAC Network of Excellence"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2021,7,31]]},"abstract":"<jats:p>Multi-core devices are envisioned to support the development of next-generation safety-critical systems, enabling the on-chip integration of functions of different criticality. This integration provides multiple system-level potential benefits such as cost, size, power, and weight reduction. However, safety certification becomes a challenge and several fundamental safety technical requirements must be addressed, such as temporal and spatial independence, reliability, and diagnostic coverage. This survey provides a categorization and overview at different device abstraction levels (nanoscale, component, and device) of selected key research contributions that support the compliance with these fundamental safety requirements.<\/jats:p>","DOI":"10.1145\/3398665","type":"journal-article","created":{"date-parts":[[2020,7,7]],"date-time":"2020-07-07T12:38:30Z","timestamp":1594125510000},"page":"1-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":59,"title":["Multi-core Devices for Safety-critical Systems"],"prefix":"10.1145","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6389-648X","authenticated-orcid":false,"given":"Jon Perez","family":"Cerrolaza","sequence":"first","affiliation":[{"name":"Ikerlan, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Roman","family":"Obermaisser","sequence":"additional","affiliation":[{"name":"Universit\u00e4t Siegen, Siegen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7951-4028","authenticated-orcid":false,"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC-CNS), Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC-CNS), Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kim","family":"Gr\u00fcttner","sequence":"additional","affiliation":[{"name":"OFFIS \u2013 Institute for Information Technology, Oldenburg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Irune","family":"Agirre","sequence":"additional","affiliation":[{"name":"Ikerlan, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hamidreza","family":"Ahmadian","sequence":"additional","affiliation":[{"name":"Universit\u00e4t Siegen, Siegen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Imanol","family":"Allende","sequence":"additional","affiliation":[{"name":"Ikerlan, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,8,3]]},"reference":[{"key":"e_1_2_1_2_1","unstructured":"WSTS. 2018. World semiconductor trade statistics (WSTS). Retrieved from https:\/\/www.wsts.org\/.  WSTS. 2018. World semiconductor trade statistics (WSTS). Retrieved from https:\/\/www.wsts.org\/."},{"key":"e_1_2_1_3_1","unstructured":"Intel. 2020. Case Study Intel Core 2 Duo Processor on KUKA Robot Controller. Retrieved from https:\/\/www.intel.com\/content\/dam\/doc\/case-study\/industrial-core-kuka-study.pdf.  Intel. 2020. Case Study Intel Core 2 Duo Processor on KUKA Robot Controller. Retrieved from https:\/\/www.intel.com\/content\/dam\/doc\/case-study\/industrial-core-kuka-study.pdf."},{"key":"#cr-split#-e_1_2_1_4_1.1","doi-asserted-by":"crossref","unstructured":"J. Abella and F. J. Cazorla. 2017. Chapter 9-Harsh computing in the space domain. In Rugged Embedded Syst. Augusto Vega Pradip Bose and Alper Buyuktosunoglu (Eds.). Morgan Kaufmann Boston 267--293. DOI:https:\/\/doi.org\/10.1016\/B978-0-12-802459-1.00009-9 10.1016\/B978-0-12-802459-1.00009-9","DOI":"10.1016\/B978-0-12-802459-1.00009-9"},{"key":"#cr-split#-e_1_2_1_4_1.2","doi-asserted-by":"crossref","unstructured":"J. Abella and F. J. Cazorla. 2017. Chapter 9-Harsh computing in the space domain. In Rugged Embedded Syst. Augusto Vega Pradip Bose and Alper Buyuktosunoglu (Eds.). Morgan Kaufmann Boston 267--293. DOI:https:\/\/doi.org\/10.1016\/B978-0-12-802459-1.00009-9","DOI":"10.1016\/B978-0-12-802459-1.00009-9"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the IEEE 17th International On-Line Testing Symposium (IOLTS\u201911)","author":"Abella J.","unstructured":"J. Abella , F. J. Cazorla , E. Qui\u00f1ones , A. Grasset , S. Yehia , P. Bonnot , D. Gizopoulos , R. Mariani , and G. Bernat . 2011. Towards improved survivability in safety-critical systems . In Proceedings of the IEEE 17th International On-Line Testing Symposium (IOLTS\u201911) . 240--245. J. Abella, F. J. Cazorla, E. Qui\u00f1ones, A. Grasset, S. Yehia, P. Bonnot, D. Gizopoulos, R. Mariani, and G. Bernat. 2011. Towards improved survivability in safety-critical systems. In Proceedings of the IEEE 17th International On-Line Testing Symposium (IOLTS\u201911). 240--245."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2015.7185039"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the 19th IEEE Hot Chips Symposium (HCS\u201907)","author":"Agarwal A.","year":"2007","unstructured":"A. Agarwal , L. Bao , J. Brownet al. 2007. The tile processor (TM) architecture: Embedded multicore for networking and digital multimedia . In Proceedings of the 19th IEEE Hot Chips Symposium (HCS\u201907) . 1--12. DOI:https:\/\/doi.org\/10.1109\/HOTCHIPS. 2007 .7482495 10.1109\/HOTCHIPS.2007.7482495 A. Agarwal, L. Bao, J. Brownet al. 2007. The tile processor (TM) architecture: Embedded multicore for networking and digital multimedia. In Proceedings of the 19th IEEE Hot Chips Symposium (HCS\u201907). 1--12. DOI:https:\/\/doi.org\/10.1109\/HOTCHIPS.2007.7482495"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 12th IEEE International Symposium on Industrial Embedded Systems (SIES\u201917)","author":"Agirre I.","unstructured":"I. Agirre , J. Abella , M. Azkarate-Askasua , and F. J. Cazorla . 2017. On the tailoring of CAST-32A certification guidance to real COTS multicore architectures . In Proceedings of the 12th IEEE International Symposium on Industrial Embedded Systems (SIES\u201917) . 1--8. I. Agirre, J. Abella, M. Azkarate-Askasua, and F. J. Cazorla. 2017. On the tailoring of CAST-32A certification guidance to real COTS multicore architectures. In Proceedings of the 12th IEEE International Symposium on Industrial Embedded Systems (SIES\u201917). 1--8."},{"key":"#cr-split#-e_1_2_1_9_1.1","doi-asserted-by":"crossref","unstructured":"I. Agirre M. Azkarate-Askasua A. Larrucea J. Perez T. Vardanega and F. J. Cazorla. 2015. A safety concept for a railway mixed-criticality embedded system based on multicore partitioning. In Proceedings of the IEEE International Conference on Computers and Information Technology; Ubiquitous Computer and Communication; Dependable Autonomic and Secure Computing; Pervasive Intelligence and Computing (CIT\/IUCC\/DASC\/PICom'15). 1780--1787. DOI:https:\/\/doi.org\/10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.268 10.1109\/CIT","DOI":"10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.268"},{"key":"#cr-split#-e_1_2_1_9_1.2","doi-asserted-by":"crossref","unstructured":"I. Agirre M. Azkarate-Askasua A. Larrucea J. Perez T. Vardanega and F. J. Cazorla. 2015. A safety concept for a railway mixed-criticality embedded system based on multicore partitioning. In Proceedings of the IEEE International Conference on Computers and Information Technology; Ubiquitous Computer and Communication; Dependable Autonomic and Secure Computing; Pervasive Intelligence and Computing (CIT\/IUCC\/DASC\/PICom'15). 1780--1787. DOI:https:\/\/doi.org\/10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.268","DOI":"10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.268"},{"key":"e_1_2_1_10_1","doi-asserted-by":"crossref","unstructured":"I. Agirre M. Azkarate-askasua A. Larrucea J. Perez T. Vardanega and F. J. Cazorla. 2016. Automotive safety concept definition for mixed-criticality integration on a COTS multicore. In Computer Safety Reliability and Security A. Skavhaug J. Guiochet E. Schoitsch and F. Bitsch (Eds.). Springer 273--285.  I. Agirre M. Azkarate-askasua A. Larrucea J. Perez T. Vardanega and F. J. Cazorla. 2016. Automotive safety concept definition for mixed-criticality integration on a COTS multicore. In Computer Safety Reliability and Security A. Skavhaug J. Guiochet E. Schoitsch and F. Bitsch (Eds.). Springer 273--285.","DOI":"10.1007\/978-3-319-45480-1_22"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917)","author":"Agrawal A.","unstructured":"A. Agrawal , G. Fohler , J. Freitag , J. Nowotsch , S. Uhrig , and M. Paulitsch . 2017. Contention-aware dynamic memory bandwidth isolation with predictability in COTS multicores: An avionics case study . In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917) . A. Agrawal, G. Fohler, J. Freitag, J. Nowotsch, S. Uhrig, and M. Paulitsch. 2017. Contention-aware dynamic memory bandwidth isolation with predictability in COTS multicores: An avionics case study. In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917)."},{"key":"e_1_2_1_12_1","doi-asserted-by":"crossref","unstructured":"H. Ahmadian R. Obermaisser and J. Perez. 2018. Distributed Real-Time Architecture for Mixed-Criticality Systems. CRC Press Taylor 8 Francis Incorporated.  H. Ahmadian R. Obermaisser and J. Perez. 2018. Distributed Real-Time Architecture for Mixed-Criticality Systems. CRC Press Taylor 8 Francis Incorporated.","DOI":"10.1201\/9781351117821"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the International Reliability Physics Symposium 4A.1.1\u20134A.1.11","author":"Alam M. A.","year":"2011","unstructured":"M. A. Alam , K. Roy , and C. Augustine . 2011. Reliability and process-variation aware design of integrated circuits\u2014A broader perspective . In Proceedings of the International Reliability Physics Symposium 4A.1.1\u20134A.1.11 . DOI:https:\/\/doi.org\/10.1109\/IRPS. 2011 .5784500 10.1109\/IRPS.2011.5784500 M. A. Alam, K. Roy, and C. Augustine. 2011. Reliability and process-variation aware design of integrated circuits\u2014A broader perspective. In Proceedings of the International Reliability Physics Symposium 4A.1.1\u20134A.1.11. DOI:https:\/\/doi.org\/10.1109\/IRPS.2011.5784500"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the Conference on Design, Automation 8 Test (DATE\u201919)","author":"Alcaide S.","year":"2019","unstructured":"S. Alcaide , L. Kosmidis , C. Hernandez , and J. Abella . 2019. High-integrity GPU designs for critical real-time automotive systems . In Proceedings of the Conference on Design, Automation 8 Test (DATE\u201919) . 824--829. DOI:https:\/\/doi.org\/10.23919\/DATE. 2019 .8715177 10.23919\/DATE.2019.8715177 S. Alcaide, L. Kosmidis, C. Hernandez, and J. Abella. 2019. High-integrity GPU designs for critical real-time automotive systems. In Proceedings of the Conference on Design, Automation 8 Test (DATE\u201919). 824--829. DOI:https:\/\/doi.org\/10.23919\/DATE.2019.8715177"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the 15th European Dependable Computing Conference (EDCC\u201919)","author":"Allende I.","year":"2019","unstructured":"I. Allende , N. Mc Guire , J. Perez , L. G. Monsalve , N. Uriarte , and Obermaisser R . 2019. Towards Linux for the development of mixed-criticality embedded systems based on multi-core devices . In Proceedings of the 15th European Dependable Computing Conference (EDCC\u201919) . 47--54. DOI:https:\/\/doi.org\/10.1109\/EDCC. 2019 .00020 10.1109\/EDCC.2019.00020 I. Allende, N. Mc Guire, J. Perez, L. G. Monsalve, N. Uriarte, and Obermaisser R.2019. Towards Linux for the development of mixed-criticality embedded systems based on multi-core devices. In Proceedings of the 15th European Dependable Computing Conference (EDCC\u201919). 47--54. DOI:https:\/\/doi.org\/10.1109\/EDCC.2019.00020"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the 3rd International Conference on Computing, Communication, and Networking Technologies (ICCCNT\u201912)","author":"Anuradha B.","year":"2012","unstructured":"B. Anuradha and C. Vivekanandan . 2012. Usage of scratchpad memory in embedded systems\u2014State of art . In Proceedings of the 3rd International Conference on Computing, Communication, and Networking Technologies (ICCCNT\u201912) . 1--5. DOI:https:\/\/doi.org\/10.1109\/ICCCNT. 2012 .6396100 10.1109\/ICCCNT.2012.6396100 B. Anuradha and C. Vivekanandan. 2012. Usage of scratchpad memory in embedded systems\u2014State of art. In Proceedings of the 3rd International Conference on Computing, Communication, and Networking Technologies (ICCCNT\u201912). 1--5. DOI:https:\/\/doi.org\/10.1109\/ICCCNT.2012.6396100"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the IEEE 25th International Symposium on On-Line Testing and Robust Syst. Design (IOLTS\u201919)","author":"Athavale J.","year":"2019","unstructured":"J. Athavale , R. Mariani , and M. Paulitsch . 2019. Flight safety certification implications for complex multi-core processor based avionics systems . In Proceedings of the IEEE 25th International Symposium on On-Line Testing and Robust Syst. Design (IOLTS\u201919) . 38--39. DOI:https:\/\/doi.org\/10.1109\/IOLTS. 2019 .8854415 10.1109\/IOLTS.2019.8854415 J. Athavale, R. Mariani, and M. Paulitsch. 2019. Flight safety certification implications for complex multi-core processor based avionics systems. In Proceedings of the IEEE 25th International Symposium on On-Line Testing and Robust Syst. Design (IOLTS\u201919). 38--39. DOI:https:\/\/doi.org\/10.1109\/IOLTS.2019.8854415"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 37th Euromicro Conference on Software Engineering and Advanced Applications (SEAA). 251--255","author":"Barros A.","year":"2011","unstructured":"A. Barros and L. M. Pinho . 2011. Software transactional memory as a building block for parallel embedded real-time systems . In Proceedings of the 37th Euromicro Conference on Software Engineering and Advanced Applications (SEAA). 251--255 . DOI:https:\/\/doi.org\/10.1109\/SEAA. 2011 .46 10.1109\/SEAA.2011.46 A. Barros and L. M. Pinho. 2011. Software transactional memory as a building block for parallel embedded real-time systems. In Proceedings of the 37th Euromicro Conference on Software Engineering and Advanced Applications (SEAA). 251--255. DOI:https:\/\/doi.org\/10.1109\/SEAA.2011.46"},{"key":"e_1_2_1_20_1","unstructured":"H. Bauer M. Patel N. Santhanam and B. Wiseman. 2015. McKinsey on Semiconductors. Technical Report.  H. Bauer M. Patel N. Santhanam and B. Wiseman. 2015. McKinsey on Semiconductors. Technical Report."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2099104"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the 30th Euromicro Conference on Real-Time Systems (ECRTS\u201918)","author":"Benedicte Pedro","year":"2018","unstructured":"Pedro Benedicte , Carles Hernandez , Jaume Abella , and Francisco J. Cazorla . 2018. HWP: Hardware support to reconcile cache energy, complexity, performance and WCET estimates in multicore real-time systems . In Proceedings of the 30th Euromicro Conference on Real-Time Systems (ECRTS\u201918) . 3:1\u20133:22. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS. 2018 .3 10.4230\/LIPIcs.ECRTS.2018.3 Pedro Benedicte, Carles Hernandez, Jaume Abella, and Francisco J. Cazorla. 2018. HWP: Hardware support to reconcile cache energy, complexity, performance and WCET estimates in multicore real-time systems. In Proceedings of the 30th Euromicro Conference on Real-Time Systems (ECRTS\u201918). 3:1\u20133:22. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2018.3"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the 9th ACM International Conference on Embedded Software (EMSOFT\u201911)","author":"Bensalem S.","year":"2038","unstructured":"S. Bensalem , K. Goossens , C. M. Kirsch , R. Obermaisser , E. A. Lee , and J. Sifakis . 2011. Time-predictable and composable architectures for dependable embedded systems . In Proceedings of the 9th ACM International Conference on Embedded Software (EMSOFT\u201911) . 351--352. DOI:https:\/\/doi.org\/10.1145\/ 2038 642.2038697 10.1145\/2038642.2038697 S. Bensalem, K. Goossens, C. M. Kirsch, R. Obermaisser, E. A. Lee, and J. Sifakis. 2011. Time-predictable and composable architectures for dependable embedded systems. In Proceedings of the 9th ACM International Conference on Embedded Software (EMSOFT\u201911). 351--352. DOI:https:\/\/doi.org\/10.1145\/2038642.2038697"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-015-1530-5"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the IEEE 15th International Conference on Industrial Informatics (INDIN). 59--64","author":"Bilbao A.","year":"2017","unstructured":"A. Bilbao , I. Yarza , J. L. Montero , M. Azkarate-askasua, and N. Gonzalez . 2017. A railway safety and security concept for low-power mixed-criticality systems . In Proceedings of the IEEE 15th International Conference on Industrial Informatics (INDIN). 59--64 . DOI:https:\/\/doi.org\/10.1109\/INDIN. 2017 .8104747 10.1109\/INDIN.2017.8104747 A. Bilbao, I. Yarza, J. L. Montero, M. Azkarate-askasua, and N. Gonzalez. 2017. A railway safety and security concept for low-power mixed-criticality systems. In Proceedings of the IEEE 15th International Conference on Industrial Informatics (INDIN). 59--64. DOI:https:\/\/doi.org\/10.1109\/INDIN.2017.8104747"},{"key":"e_1_2_1_26_1","unstructured":"J. Bin. 2014. Controlling Execution Time Variability Using COTS for Safety Critical Systems. Thesis Universit\u00e9 Paris-Sud.  J. Bin. 2014. Controlling Execution Time Variability Using COTS for Safety Critical Systems. Thesis Universit\u00e9 Paris-Sud."},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the Embedded Real Time Software and Systems Conference","author":"Bin J.","unstructured":"J. Bin , S. Girbal , D. Gracia P\u00e9rez , A. Grasset , and A. Merigot . 2014. Studying co-running avionic real-time applications on multi-core COTS architectures . In Proceedings of the Embedded Real Time Software and Systems Conference J. Bin, S. Girbal, D. Gracia P\u00e9rez, A. Grasset, and A. Merigot. 2014. Studying co-running avionic real-time applications on multi-core COTS architectures. In Proceedings of the Embedded Real Time Software and Systems Conference"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934110"},{"key":"#cr-split#-e_1_2_1_29_1.1","doi-asserted-by":"crossref","unstructured":"C. Bolchini M. K. Michael A. Miele and S. Neophytou. 2018. Dependability Threats. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9 10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9"},{"key":"#cr-split#-e_1_2_1_29_1.2","doi-asserted-by":"crossref","unstructured":"C. Bolchini M. K. Michael A. Miele and S. Neophytou. 2018. Dependability Threats. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9_2"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the IEEE 10th International Conference on High Performance Computing and Communications (HPCC\u201913). 2034--2041","author":"Bradatsch C.","year":"2013","unstructured":"C. Bradatsch , F. Kluge , and T. Ungerer . 2013. A cross-domain system architecture for embedded hard real-time many-core systems . In Proceedings of the IEEE 10th International Conference on High Performance Computing and Communications (HPCC\u201913). 2034--2041 . DOI:https:\/\/doi.org\/10.1109\/HPCC.and.EUC. 2013 .293 10.1109\/HPCC.and.EUC.2013.293 C. Bradatsch, F. Kluge, and T. Ungerer. 2013. A cross-domain system architecture for embedded hard real-time many-core systems. In Proceedings of the IEEE 10th International Conference on High Performance Computing and Communications (HPCC\u201913). 2034--2041. DOI:https:\/\/doi.org\/10.1109\/HPCC.and.EUC.2013.293"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 274--279","author":"Bui D.","unstructured":"D. Bui , E. Lee , I. Liu , H. Patel , and J. Reineke . 2011. Temporal isolation on multiprocessing architectures . In Proceedings of the 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 274--279 . D. Bui, E. Lee, I. Liu, H. Patel, and J. Reineke. 2011. Temporal isolation on multiprocessing architectures. In Proceedings of the 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 274--279."},{"key":"#cr-split#-e_1_2_1_33_1.1","doi-asserted-by":"crossref","unstructured":"A. Burns and R. I. David. 2018. A survey of research into mixed criticality systems. ACM Comput. Surv. 50 6 (2018). DOI:https:\/\/doi.org\/10.1145\/3131347 10.1145\/3131347","DOI":"10.1145\/3131347"},{"key":"#cr-split#-e_1_2_1_33_1.2","doi-asserted-by":"crossref","unstructured":"A. Burns and R. I. David. 2018. A survey of research into mixed criticality systems. ACM Comput. Surv. 50 6 (2018). DOI:https:\/\/doi.org\/10.1145\/3131347","DOI":"10.1145\/3131347"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the IEEE Real-Time Syst. Symposium (RTSS\u201914)","author":"Burns A.","year":"2014","unstructured":"A. Burns , J. Harbin , and L.S. Indrusiak . 2014. A wormhole NoC protocol for mixed criticality systems . In Proceedings of the IEEE Real-Time Syst. Symposium (RTSS\u201914) . 184--195. DOI:https:\/\/doi.org\/10.1109\/RTSS. 2014 .13 10.1109\/RTSS.2014.13 A. Burns, J. Harbin, and L.S. Indrusiak. 2014. A wormhole NoC protocol for mixed criticality systems. In Proceedings of the IEEE Real-Time Syst. Symposium (RTSS\u201914). 184--195. DOI:https:\/\/doi.org\/10.1109\/RTSS.2014.13"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the Euromicro Conference on Digital Systems Design (DSD\u201916)","author":"Cazorla F. J.","year":"2016","unstructured":"F. J. Cazorla , J. Abella , J. Andersson , T. Vardanega , F. Vatrinet , I. Bate , I. Broster , M. Azkarate-Askasua , F. Wartel , L. Cucu , F. Cros , G. Farrall , A. Gogonel , A. Gianarro , B. Triquet , C. Hernandez , C. Lo , C. Maxim , D. Morales , E. Quinones , E. Mezzetti , L. Kosmidis , I. Aguirre , M. Fernandez , M. Slijepcevic , P. Conmy , and W. Talaboulma . 2016. PROXIMA: Improving measurement-based timing analysis through randomisation and probabilistic analysis . In Proceedings of the Euromicro Conference on Digital Systems Design (DSD\u201916) . 276--285. DOI:https:\/\/doi.org\/10.1109\/DSD. 2016 .22 10.1109\/DSD.2016.22 F. J. Cazorla, J. Abella, J. Andersson, T. Vardanega, F. Vatrinet, I. Bate, I. Broster, M. Azkarate-Askasua, F. Wartel, L. Cucu, F. Cros, G. Farrall, A. Gogonel, A. Gianarro, B. Triquet, C. Hernandez, C. Lo, C. Maxim, D. Morales, E. Quinones, E. Mezzetti, L. Kosmidis, I. Aguirre, M. Fernandez, M. Slijepcevic, P. Conmy, and W. Talaboulma. 2016. PROXIMA: Improving measurement-based timing analysis through randomisation and probabilistic analysis. In Proceedings of the Euromicro Conference on Digital Systems Design (DSD\u201916). 276--285. DOI:https:\/\/doi.org\/10.1109\/DSD.2016.22"},{"key":"#cr-split#-e_1_2_1_38_1.1","doi-asserted-by":"crossref","unstructured":"F. J. Cazorla L. Kosmidis E. Mezzetti C. Hernandez J. Abella and T. Vardanega. 2019. Probabilistic worst-case timing analysis: Taxonomy and comprehensive survey. ACM Comput. Surv. 52 1 (2019). DOI:https:\/\/doi.org\/10.1145\/3301283 10.1145\/3301283","DOI":"10.1145\/3301283"},{"key":"#cr-split#-e_1_2_1_38_1.2","doi-asserted-by":"crossref","unstructured":"F. J. Cazorla L. Kosmidis E. Mezzetti C. Hernandez J. Abella and T. Vardanega. 2019. Probabilistic worst-case timing analysis: Taxonomy and comprehensive survey. ACM Comput. Surv. 52 1 (2019). DOI:https:\/\/doi.org\/10.1145\/3301283","DOI":"10.1145\/3301283"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488378"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917)","author":"Corradi G.","year":"2017","unstructured":"G. Corradi . 2017 . Tools, architectures and trends on industrial all programmable heterogeneous MPSoC (KeyNote) . In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917) . G. Corradi. 2017. Tools, architectures and trends on industrial all programmable heterogeneous MPSoC (KeyNote). In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917)."},{"key":"e_1_2_1_42_1","doi-asserted-by":"crossref","unstructured":"A. Crespo P. Balbastre K. Chappuis J. Coronel J. Fangu\u00e8de P. Lucas and J. Perez. 2018. Execution Environment. CRC Press.  A. Crespo P. Balbastre K. Chappuis J. Coronel J. Fangu\u00e8de P. Lucas and J. Perez. 2018. Execution Environment. CRC Press.","DOI":"10.1201\/9781351117821-6"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2869094"},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the 10th International Conference on Mobile Ubiquitous Computing, Systems, Services, and Technologies (UBICOMM\u201916)","author":"Dagieu N.","year":"2016","unstructured":"N. Dagieu , A. Spyridakis , and D. Raho . 2016. Memguard: A memory bandwith management in mixed criticality virtualized systems memguard KVM scheduling . In Proceedings of the 10th International Conference on Mobile Ubiquitous Computing, Systems, Services, and Technologies (UBICOMM\u201916) . Retrieved from https:\/\/www.thinkmind.org\/index.php?view=article8articleid=ubicomm_ 2016 _1_40_10072. N. Dagieu, A. Spyridakis, and D. Raho. 2016. Memguard: A memory bandwith management in mixed criticality virtualized systems memguard KVM scheduling. In Proceedings of the 10th International Conference on Mobile Ubiquitous Computing, Systems, Services, and Technologies (UBICOMM\u201916). Retrieved from https:\/\/www.thinkmind.org\/index.php?view=article8articleid=ubicomm_2016_1_40_10072."},{"key":"e_1_2_1_45_1","volume-title":"Razor: A Variability-tolerant Design Methodology for Low-power and Robust Computing. Thesis","author":"Das Shidhartha","year":"2009","unstructured":"Shidhartha Das . 2009 . Razor: A Variability-tolerant Design Methodology for Low-power and Robust Computing. Thesis , The University of Michigan . Shidhartha Das. 2009. Razor: A Variability-tolerant Design Methodology for Low-power and Robust Computing. Thesis, The University of Michigan."},{"key":"e_1_2_1_46_1","volume-title":"Variation-Mitigation for Reliable, Dependable and Energy-Efficient Future System Design","author":"Das S.","unstructured":"S. Das . 2018. Variation-Mitigation for Reliable, Dependable and Energy-Efficient Future System Design . Springer . DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9 10.1007\/978-3-319-54422-9 S. Das. 2018. Variation-Mitigation for Reliable, Dependable and Energy-Efficient Future System Design. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the 8th IEEE International Symposium on Industrial Embedded Systems (SIES). 39--48","author":"Dasari D.","year":"2013","unstructured":"D. Dasari , B. Akesson , V. N\u00e9lis , M. A. Awan , and S. M. Petters . 2013. Identifying the sources of unpredictability in COTS-based multicore systems . In Proceedings of the 8th IEEE International Symposium on Industrial Embedded Systems (SIES). 39--48 . DOI:https:\/\/doi.org\/10.1109\/SIES. 2013 .6601469 10.1109\/SIES.2013.6601469 D. Dasari, B. Akesson, V. N\u00e9lis, M. A. Awan, and S. M. Petters. 2013. Identifying the sources of unpredictability in COTS-based multicore systems. In Proceedings of the 8th IEEE International Symposium on Industrial Embedded Systems (SIES). 39--48. DOI:https:\/\/doi.org\/10.1109\/SIES.2013.6601469"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the IEEE 14th International Conference on High Performance Computing and Communications (HPCC\u201912)","author":"Dasari D.","year":"2012","unstructured":"D. Dasari and V. Nelis . 2012. An analysis of the impact of bus contention on the WCET in multicores . In Proceedings of the IEEE 14th International Conference on High Performance Computing and Communications (HPCC\u201912) . 1450--1457. DOI:https:\/\/doi.org\/10.1109\/HPCC. 2012 .212 10.1109\/HPCC.2012.212 D. Dasari and V. Nelis. 2012. An analysis of the impact of bus contention on the WCET in multicores. In Proceedings of the IEEE 14th International Conference on High Performance Computing and Communications (HPCC\u201912). 1450--1457. DOI:https:\/\/doi.org\/10.1109\/HPCC.2012.212"},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the 15th Euromicro Conference on Real-Time Systems (ECRTS\u201903)","author":"Delvai M.","unstructured":"M. Delvai , W. Huber , P. Puschner , and A. Steininger . 2003. Processor support for temporal predictability\u2014The SPEAR design example . In Proceedings of the 15th Euromicro Conference on Real-Time Systems (ECRTS\u201903) . M. Delvai, W. Huber, P. Puschner, and A. Steininger. 2003. Processor support for temporal predictability\u2014The SPEAR design example. In Proceedings of the 15th Euromicro Conference on Real-Time Systems (ECRTS\u201903)."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.308"},{"key":"e_1_2_1_51_1","volume-title":"Development Assurance of Airborne Electronic Hardware. EASA CM - SWCEH - 001","author":"EASA.","unstructured":"EASA. 2011. Development Assurance of Airborne Electronic Hardware. EASA CM - SWCEH - 001 , European Union Aviation Safety Agency (EASA) . Retrieved from https:\/\/www.easa.europa.eu\/sites\/default\/files\/dfu\/certification-docs-certification-memorandum-EASA-CM-SWCEH-001-Development-Assurance-of-Airborne-Electronic-Hardware.pdf. EASA. 2011. Development Assurance of Airborne Electronic Hardware. EASA CM - SWCEH - 001, European Union Aviation Safety Agency (EASA). Retrieved from https:\/\/www.easa.europa.eu\/sites\/default\/files\/dfu\/certification-docs-certification-memorandum-EASA-CM-SWCEH-001-Development-Assurance-of-Airborne-Electronic-Hardware.pdf."},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA\u201914)","author":"Ecco L.","year":"2014","unstructured":"L. Ecco , S. Tobuschat , S. Saidi , and R. Ernst . 2014. A mixed critical memory controller using bank privatization and fixed priority scheduling . In Proceedings of the IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA\u201914) . 1--10. DOI:https:\/\/doi.org\/10.1109\/RTCSA. 2014 .6910550 10.1109\/RTCSA.2014.6910550 L. Ecco, S. Tobuschat, S. Saidi, and R. Ernst. 2014. A mixed critical memory controller using bank privatization and fixed priority scheduling. In Proceedings of the IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA\u201914). 1--10. DOI:https:\/\/doi.org\/10.1109\/RTCSA.2014.6910550"},{"key":"e_1_2_1_54_1","volume-title":"Proceedings of the 49th Design Automation Conference (DAC\u201912)","author":"El-Shambakey M.","unstructured":"M. El-Shambakey and B. Ravindran . 2012. STM concurrency control for embedded real-time software with tighter time bounds . In Proceedings of the 49th Design Automation Conference (DAC\u201912) . ACM, 437--446. DOI:https:\/\/doi.org\/10.1145\/2228360.2228437 10.1145\/2228360.2228437 M. El-Shambakey and B. Ravindran. 2012. STM concurrency control for embedded real-time software with tighter time bounds. In Proceedings of the 49th Design Automation Conference (DAC\u201912). ACM, 437--446. DOI:https:\/\/doi.org\/10.1145\/2228360.2228437"},{"key":"e_1_2_1_55_1","unstructured":"EN 2011. EN50128\u2014Railway Applications: Communication signalling and processing systems\u2014Software for railway control and protection systems.  EN 2011. EN50128\u2014Railway Applications: Communication signalling and processing systems\u2014Software for railway control and protection systems."},{"key":"e_1_2_1_56_1","volume-title":"Proceedings of the 3rd European Embedded Real Time Software (ERTS\u201906)","author":"Erben Meinhard","year":"2006","unstructured":"Meinhard Erben , Wolf G\u00fcnther , Tobias Sedlmeier , Dieter Lederer , and Klaus-J\u00fcrgen Amsler . 2006 . Legal aspects of safety designed software development, especially under european law . In Proceedings of the 3rd European Embedded Real Time Software (ERTS\u201906) . 6. Meinhard Erben, Wolf G\u00fcnther, Tobias Sedlmeier, Dieter Lederer, and Klaus-J\u00fcrgen Amsler. 2006. Legal aspects of safety designed software development, especially under european law. In Proceedings of the 3rd European Embedded Real Time Software (ERTS\u201906). 6."},{"key":"e_1_2_1_57_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201918)","author":"Eris F.","year":"2018","unstructured":"F. Eris , A. Joshi , A. B. Kahng , Y. Ma , S. Mojumder , and T. Zhang . 2018. Leveraging thermally-aware chiplet organization in 2.5D systems to reclaim dark silicon . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201918) . 1441--1446. DOI:https:\/\/doi.org\/10.23919\/DATE. 2018 .8342238 10.23919\/DATE.2018.8342238 F. Eris, A. Joshi, A. B. Kahng, Y. Ma, S. Mojumder, and T. Zhang. 2018. Leveraging thermally-aware chiplet organization in 2.5D systems to reclaim dark silicon. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201918). 1441--1446. DOI:https:\/\/doi.org\/10.23919\/DATE.2018.8342238"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.05.016"},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of the 14th International Workshop on Worst-Case Execution Time Analysis, H. Falk (Ed.). 31--42","author":"Fernandez G.","unstructured":"G. Fernandez , J. Abella , E. Qui\u00f1ones , C. Rochange , T. Vardanega , and F. J. Cazorla . 2014. Contention in multicore hardware shared resources: Understanding of the state of the art . In Proceedings of the 14th International Workshop on Worst-Case Execution Time Analysis, H. Falk (Ed.). 31--42 . G. Fernandez, J. Abella, E. Qui\u00f1ones, C. Rochange, T. Vardanega, and F. J. Cazorla. 2014. Contention in multicore hardware shared resources: Understanding of the state of the art. In Proceedings of the 14th International Workshop on Worst-Case Execution Time Analysis, H. Falk (Ed.). 31--42."},{"key":"e_1_2_1_61_1","volume-title":"Proceedings of the 52nd Design Automation Conference (DAC\u201915)","author":"Fernandez Gabriel","unstructured":"Gabriel Fernandez , Javier Jalle , Jaume Abella , Eduardo Qui\u00f1ones , Tullio Vardanega , and Francisco J. Cazorla . 2015. Increasing confidence on measurement-based contention bounds for real-time round-robin buses . In Proceedings of the 52nd Design Automation Conference (DAC\u201915) . ACM. DOI:https:\/\/doi.org\/10.1145\/2744769.2744858 10.1145\/2744769.2744858 Gabriel Fernandez, Javier Jalle, Jaume Abella, Eduardo Qui\u00f1ones, Tullio Vardanega, and Francisco J. Cazorla. 2015. Increasing confidence on measurement-based contention bounds for real-time round-robin buses. In Proceedings of the 52nd Design Automation Conference (DAC\u201915). ACM. DOI:https:\/\/doi.org\/10.1145\/2744769.2744858"},{"key":"#cr-split#-e_1_2_1_63_1.1","doi-asserted-by":"crossref","unstructured":"G. Furano and A. Menicucci. 2018. Roadmap for On-Board Processing and Data Handling Systems in Space. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9 10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9"},{"key":"#cr-split#-e_1_2_1_63_1.2","doi-asserted-by":"crossref","unstructured":"G. Furano and A. Menicucci. 2018. Roadmap for On-Board Processing and Data Handling Systems in Space. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9_10"},{"key":"e_1_2_1_64_1","volume-title":"Proceedings of the Conference on Data Systems In Aerospace (DASIA\u201912)","author":"Ginosar R.","year":"2012","unstructured":"R. Ginosar . 2012 . Survey of processors for space . In Proceedings of the Conference on Data Systems In Aerospace (DASIA\u201912) . R. Ginosar. 2012. Survey of processors for space. In Proceedings of the Conference on Data Systems In Aerospace (DASIA\u201912)."},{"key":"e_1_2_1_65_1","volume-title":"Proceedings of the IEEE\/AIAA 32nd Digital Avionics Systems Conference (DASC\u201913)","author":"Girbal S.","unstructured":"S. Girbal , X. Jean , J. Le Rhun , D. Gracia P\u00e9rez , and M. Gatti . 2013. Deterministic platform software for hard real-time systems using multi-core COTS . In Proceedings of the IEEE\/AIAA 32nd Digital Avionics Systems Conference (DASC\u201913) . IEEE. S. Girbal, X. Jean, J. Le Rhun, D. Gracia P\u00e9rez, and M. Gatti. 2013. Deterministic platform software for hard real-time systems using multi-core COTS. In Proceedings of the IEEE\/AIAA 32nd Digital Avionics Systems Conference (DASC\u201913). IEEE."},{"key":"e_1_2_1_66_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201911)","author":"Gizopoulos D.","year":"2011","unstructured":"D. Gizopoulos , M. Psarakis , S. V. Adve , P. Ramachandran , S. K. S. Hari , D. Sorin , A. Meixner , A. Biswas , and X. Vera . 2011. Architectures for online error detection and recovery in multicore processors . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201911) . 1--6. DOI:https:\/\/doi.org\/10.1109\/DATE. 2011 .5763096 10.1109\/DATE.2011.5763096 D. Gizopoulos, M. Psarakis, S. V. Adve, P. Ramachandran, S. K. S. Hari, D. Sorin, A. Meixner, A. Biswas, and X. Vera. 2011. Architectures for online error detection and recovery in multicore processors. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201911). 1--6. DOI:https:\/\/doi.org\/10.1109\/DATE.2011.5763096"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2544350.2544353"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_2_1_69_1","volume-title":"Proceedings of the 47th Design Automation Conference (DAC\u201910)","author":"Goossens K.","year":"1837","unstructured":"K. Goossens and A. Hansson . 2010. The aethereal network on chip after ten years: Goals, evolution, lessons, and future . In Proceedings of the 47th Design Automation Conference (DAC\u201910) . ACM, 306--311. DOI:https:\/\/doi.org\/10.1145\/ 1837 274.1837353 10.1145\/1837274.1837353 K. Goossens and A. Hansson. 2010. The aethereal network on chip after ten years: Goals, evolution, lessons, and future. In Proceedings of the 47th Design Automation Conference (DAC\u201910). ACM, 306--311. DOI:https:\/\/doi.org\/10.1145\/1837274.1837353"},{"key":"e_1_2_1_70_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201913)","author":"Goossens S.","year":"2013","unstructured":"S. Goossens , B. Akesson , and K. Goossens . 2013. Conservative open-page policy for mixed time-criticality memory controllers . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201913) . 525--530. DOI:https:\/\/doi.org\/10.7873\/DATE. 2013 .118 10.7873\/DATE.2013.118 S. Goossens, B. Akesson, and K. Goossens. 2013. Conservative open-page policy for mixed time-criticality memory controllers. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201913). 525--530. DOI:https:\/\/doi.org\/10.7873\/DATE.2013.118"},{"key":"e_1_2_1_71_1","volume-title":"Proceedings of the Workshop on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods (EPHAM\u201908)","author":"Gottschlich J. E.","unstructured":"J. E. Gottschlich and D. A. Connors . 2008. Extending contention managers for user-defined priority-based transactions . In Proceedings of the Workshop on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods (EPHAM\u201908) . J. E. Gottschlich and D. A. Connors. 2008. Extending contention managers for user-defined priority-based transactions. In Proceedings of the Workshop on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods (EPHAM\u201908)."},{"key":"e_1_2_1_72_1","volume-title":"Ant\u00f4nio Augusto Fr\u00f6hlich, and Rodolfo Pellizzoni","author":"Gracioli Giovani","year":"2015","unstructured":"Giovani Gracioli , Ahmed Alhammad , Renato Mancuso , Ant\u00f4nio Augusto Fr\u00f6hlich, and Rodolfo Pellizzoni . 2015 . A survey on cache management mechanisms for real-time embedded systems. ACM Comput. Surv . 48, 2 (2015). DOI:https:\/\/doi.org\/10.1145\/2830555 10.1145\/2830555 Giovani Gracioli, Ahmed Alhammad, Renato Mancuso, Ant\u00f4nio Augusto Fr\u00f6hlich, and Rodolfo Pellizzoni. 2015. A survey on cache management mechanisms for real-time embedded systems. ACM Comput. Surv. 48, 2 (2015). DOI:https:\/\/doi.org\/10.1145\/2830555"},{"key":"e_1_2_1_73_1","volume-title":"Proceedings of the International Conference on System Reliability and Science (ICSRS\u201916)","author":"Grade E.","year":"2016","unstructured":"E. Grade , A. Hayek , and J. B\u00f6rcs\u00f6k . 2016. Implementation of a fault-tolerant system using safety-related Xilinx tools conforming to the standard IEC 61508 . In Proceedings of the International Conference on System Reliability and Science (ICSRS\u201916) . 78--83. DOI:https:\/\/doi.org\/10.1109\/ICSRS. 2016 .7815842 10.1109\/ICSRS.2016.7815842 E. Grade, A. Hayek, and J. B\u00f6rcs\u00f6k. 2016. Implementation of a fault-tolerant system using safety-related Xilinx tools conforming to the standard IEC 61508. In Proceedings of the International Conference on System Reliability and Science (ICSRS\u201916). 78--83. DOI:https:\/\/doi.org\/10.1109\/ICSRS.2016.7815842"},{"key":"e_1_2_1_74_1","volume-title":"Proceedings of the 1st International Workshop on Mixed Criticality Systems (WMC\u201913)","author":"Graydon P.","unstructured":"P. Graydon and I. Bate . 2013. Safety assurance driven problem formulation for mixed-criticality scheduling . In Proceedings of the 1st International Workshop on Mixed Criticality Systems (WMC\u201913) . 19--24. P. Graydon and I. Bate. 2013. Safety assurance driven problem formulation for mixed-criticality scheduling. In Proceedings of the 1st International Workshop on Mixed Criticality Systems (WMC\u201913). 19--24."},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.4236\/jsea.2012.54033"},{"key":"e_1_2_1_76_1","volume-title":"Proceedings of the NEPP Electronics Technology Workshop.","author":"Guertin S.","unstructured":"S. Guertin and M. White . 2010. CMOS reliability challenges - The future of commercial digital electronics and NASA . In Proceedings of the NEPP Electronics Technology Workshop. S. Guertin and M. White. 2010. CMOS reliability challenges - The future of commercial digital electronics and NASA. In Proceedings of the NEPP Electronics Technology Workshop."},{"key":"#cr-split#-e_1_2_1_78_1.1","doi-asserted-by":"crossref","unstructured":"J. Han M. Deubzer J. Seo Park J. Harnisch and P. Leteinturier. 2014. Efficient multi-core software design space exploration for hybrid control unit integration. In SAE Tech. Paper. DOI:https:\/\/doi.org\/10.4271\/2014-01-0260 10.4271\/2014-01-0260","DOI":"10.4271\/2014-01-0260"},{"key":"#cr-split#-e_1_2_1_78_1.2","doi-asserted-by":"crossref","unstructured":"J. Han M. Deubzer J. Seo Park J. Harnisch and P. Leteinturier. 2014. Efficient multi-core software design space exploration for hybrid control unit integration. In SAE Tech. Paper. DOI:https:\/\/doi.org\/10.4271\/2014-01-0260","DOI":"10.4271\/2014-01-0260"},{"key":"e_1_2_1_79_1","volume-title":"Proceedings of the 2nd International Conference on Advances in Computational Tools for Engineering Applications (ACTEA). 319--324","author":"Hayek A.","year":"2012","unstructured":"A. Hayek and J. B\u00f6rcs\u00f6k . 2012. SRAM-based FPGA design techniques for safety related systems conforming to IEC 61508 a survey and analysis . In Proceedings of the 2nd International Conference on Advances in Computational Tools for Engineering Applications (ACTEA). 319--324 . DOI:https:\/\/doi.org\/10.1109\/ICTEA. 2012 .6462892 10.1109\/ICTEA.2012.6462892 A. Hayek and J. B\u00f6rcs\u00f6k. 2012. SRAM-based FPGA design techniques for safety related systems conforming to IEC 61508 a survey and analysis. In Proceedings of the 2nd International Conference on Advances in Computational Tools for Engineering Applications (ACTEA). 319--324. DOI:https:\/\/doi.org\/10.1109\/ICTEA.2012.6462892"},{"key":"e_1_2_1_80_1","volume-title":"Proceedings of the International Symposium on Fundamentals of Electrical Engineering (ISFEE\u201914)","author":"Hayek A.","year":"2014","unstructured":"A. Hayek and J. B\u00f6rcs\u00f6k . 2014. Safety chips in light of the standard IEC 61508: Survey and analysis . In Proceedings of the International Symposium on Fundamentals of Electrical Engineering (ISFEE\u201914) . 1--6. DOI:https:\/\/doi.org\/10.1109\/ISFEE. 2014 .7050579 10.1109\/ISFEE.2014.7050579 A. Hayek and J. B\u00f6rcs\u00f6k. 2014. Safety chips in light of the standard IEC 61508: Survey and analysis. In Proceedings of the International Symposium on Fundamentals of Electrical Engineering (ISFEE\u201914). 1--6. DOI:https:\/\/doi.org\/10.1109\/ISFEE.2014.7050579"},{"key":"e_1_2_1_81_1","volume-title":"Proceedings of the IEEE 25th International Conference on Application-Specific Systems, Architectures, and Processors (ASAP\u201914)","author":"Hayek A.","year":"2014","unstructured":"A. Hayek , B. Machmur , M. Schreiber , J. B\u00f6rcs\u00f6k , S. G\u00f6lz , and M. Epp . 2014. HICore1: Safety on a chip; turnkey solution for industrial control . In Proceedings of the IEEE 25th International Conference on Application-Specific Systems, Architectures, and Processors (ASAP\u201914) . 74--75. DOI:https:\/\/doi.org\/10.1109\/ASAP. 2014 .6868636 10.1109\/ASAP.2014.6868636 A. Hayek, B. Machmur, M. Schreiber, J. B\u00f6rcs\u00f6k, S. G\u00f6lz, and M. Epp. 2014. HICore1: Safety on a chip; turnkey solution for industrial control. In Proceedings of the IEEE 25th International Conference on Application-Specific Systems, Architectures, and Processors (ASAP\u201914). 74--75. DOI:https:\/\/doi.org\/10.1109\/ASAP.2014.6868636"},{"key":"e_1_2_1_82_1","volume-title":"Proceedings of the Conference on Recent Advances in Circuits; Systems and Automatic Control.","author":"Hayek A.","unstructured":"A. Hayek , M. Schreiber , B. Machmur , and J. B\u00f6rcs\u00f6k . 2013. Design and implementation of on-chip safety controller in terms of the standard IEC 61508 . In Proceedings of the Conference on Recent Advances in Circuits; Systems and Automatic Control. A. Hayek, M. Schreiber, B. Machmur, and J. B\u00f6rcs\u00f6k. 2013. Design and implementation of on-chip safety controller in terms of the standard IEC 61508. In Proceedings of the Conference on Recent Advances in Circuits; Systems and Automatic Control."},{"key":"e_1_2_1_83_1","volume-title":"Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913)","author":"Henkel J.","unstructured":"J. Henkel , L. Bauer , N. Dutt , P. Gupta , S. Nassif , M. Shafique , M. Tahoori , and N. Wehn . 2013. Reliable on-chip systems in the nano-era: Lessons learnt and future trends . In Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913) . 1--10. DOI:https:\/\/doi.org\/10.1145\/2463209.2488857 10.1145\/2463209.2488857 J. Henkel, L. Bauer, N. Dutt, P. Gupta, S. Nassif, M. Shafique, M. Tahoori, and N. Wehn. 2013. Reliable on-chip systems in the nano-era: Lessons learnt and future trends. In Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913). 1--10. DOI:https:\/\/doi.org\/10.1145\/2463209.2488857"},{"key":"e_1_2_1_84_1","volume-title":"Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917)","volume":"76","author":"Hern\u00e1ndez Carles","year":"2017","unstructured":"Carles Hern\u00e1ndez , Jaume Abella , Francisco J. Cazorla , Alen Bardizbanyan , Jan Andersson , Fabrice Cros , and Franck Wartel . 2017 . Design and implementation of a time predictable processor: Evaluation with a space case study . In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917) , Vol. 76 . 16:1\u201316:23. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2017.16 10.4230\/LIPIcs.ECRTS.2017.16 Carles Hern\u00e1ndez, Jaume Abella, Francisco J. Cazorla, Alen Bardizbanyan, Jan Andersson, Fabrice Cros, and Franck Wartel. 2017. Design and implementation of a time predictable processor: Evaluation with a space case study. In Proceedings of the 29th Euromicro Conference on Real-Time Systems (ECRTS\u201917), Vol. 76. 16:1\u201316:23. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2017.16"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2623619"},{"key":"e_1_2_1_86_1","volume-title":"Abd El Ghany","author":"Hesham Salma","year":"2015","unstructured":"Salma Hesham , Jens Rettkowski , Diana G\u00f6hringer , and Mohamed A . Abd El Ghany . 2015 . Survey on real-time network-on-chip architectures. In Applied Reconfigurable Computing, Kentaro Sano, Dimitrios Soudris, Michael H\u00fcbner, and Pedro C. Diniz (Eds.). Springer , Cham, 191--202. Salma Hesham, Jens Rettkowski, Diana G\u00f6hringer, and Mohamed A. Abd El Ghany. 2015. Survey on real-time network-on-chip architectures. In Applied Reconfigurable Computing, Kentaro Sano, Dimitrios Soudris, Michael H\u00fcbner, and Pedro C. Diniz (Eds.). Springer, Cham, 191--202."},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050175"},{"key":"e_1_2_1_88_1","volume-title":"Proceedings of the IEEE\/AIAA 31st Digital Avionics Systems Conference (DASC\u201912)","author":"Huyck P.","year":"2012","unstructured":"P. Huyck . 2012 . ARINC 653 and multi-core microprocessors\u2014Considerations and potential impacts . In Proceedings of the IEEE\/AIAA 31st Digital Avionics Systems Conference (DASC\u201912) . 6B41\u20136B47. P. Huyck. 2012. ARINC 653 and multi-core microprocessors\u2014Considerations and potential impacts. In Proceedings of the IEEE\/AIAA 31st Digital Avionics Systems Conference (DASC\u201912). 6B41\u20136B47."},{"key":"e_1_2_1_92_1","volume-title":"Proceedings of the IEEE 32nd International Conference on Computer Design (ICCD\u201914)","author":"Iordanou C.","year":"2014","unstructured":"C. Iordanou , V. Soteriou , and K. Aisopos . 2014. Hermes: Architecting a top-performing fault-tolerant routing algorithm for networks-on-chips . In Proceedings of the IEEE 32nd International Conference on Computer Design (ICCD\u201914) . 424--431. DOI:https:\/\/doi.org\/10.1109\/ICCD. 2014 .6974715 10.1109\/ICCD.2014.6974715 C. Iordanou, V. Soteriou, and K. Aisopos. 2014. Hermes: Architecting a top-performing fault-tolerant routing algorithm for networks-on-chips. In Proceedings of the IEEE 32nd International Conference on Computer Design (ICCD\u201914). 424--431. DOI:https:\/\/doi.org\/10.1109\/ICCD.2014.6974715"},{"key":"e_1_2_1_93_1","unstructured":"ISO 2018. ISO 26262(-1\/11) Road vehicles\u2014Functional safety. Technical Report.  ISO 2018. ISO 26262(-1\/11) Road vehicles\u2014Functional safety. Technical Report."},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2018.2799799"},{"key":"#cr-split#-e_1_2_1_96_1.1","doi-asserted-by":"crossref","unstructured":"V. Izosimov A. Paschalis P. Reviriego and H. Manhaeve. 2018. Application-Specific Solutions. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9 10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9"},{"key":"#cr-split#-e_1_2_1_96_1.2","doi-asserted-by":"crossref","unstructured":"V. Izosimov A. Paschalis P. Reviriego and H. Manhaeve. 2018. Application-Specific Solutions. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9_6"},{"key":"e_1_2_1_97_1","volume-title":"Proceedings of the IEEE Real-Time Systems Symposium (RTSS\u201914)","author":"Jalle J.","year":"2014","unstructured":"J. Jalle , E. Quinones , J. Abella , L. Fossati , M. Zulianello , and F. J. Cazorla . 2014. A dual-criticality memory controller (DCmc): Proposal and evaluation of a space case study . In Proceedings of the IEEE Real-Time Systems Symposium (RTSS\u201914) . 207--217. DOI:https:\/\/doi.org\/10.1109\/RTSS. 2014 .23 10.1109\/RTSS.2014.23 J. Jalle, E. Quinones, J. Abella, L. Fossati, M. Zulianello, and F. J. Cazorla. 2014. A dual-criticality memory controller (DCmc): Proposal and evaluation of a space case study. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS\u201914). 207--217. DOI:https:\/\/doi.org\/10.1109\/RTSS.2014.23"},{"key":"e_1_2_1_99_1","unstructured":"X. Jean M. Gatti G. Berthon and M. Fumey. 2011. The Use of Multicore Processors in Airborne Systems (EASA 2011.C31). Technical Report. EASA Thales Avionics.  X. Jean M. Gatti G. Berthon and M. Fumey. 2011. The Use of Multicore Processors in Airborne Systems (EASA 2011.C31). Technical Report. EASA Thales Avionics."},{"key":"e_1_2_1_100_1","volume-title":"Proceedings of the International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery (CyberC\u201912)","author":"Jena S. K.","year":"2012","unstructured":"S. K. Jena and M. B. Srinivas . 2012. On the suitability of multi-core processing for embedded automotive systems . In Proceedings of the International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery (CyberC\u201912) . 315--322. DOI:https:\/\/doi.org\/10.1109\/CyberC. 2012 .60 10.1109\/CyberC.2012.60 S. K. Jena and M. B. Srinivas. 2012. On the suitability of multi-core processing for embedded automotive systems. In Proceedings of the International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery (CyberC\u201912). 315--322. DOI:https:\/\/doi.org\/10.1109\/CyberC.2012.60"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1145\/2501654.2501662"},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2690859"},{"key":"#cr-split#-e_1_2_1_103_1.1","doi-asserted-by":"crossref","unstructured":"S. Kiamehr M. B. Tahoori and L. Anghel. 2018. Manufacturing Threats. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9 10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9"},{"key":"#cr-split#-e_1_2_1_103_1.2","doi-asserted-by":"crossref","unstructured":"S. Kiamehr M. B. Tahoori and L. Anghel. 2018. Manufacturing Threats. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9_1"},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.4271\/2009-01-3261"},{"key":"e_1_2_1_105_1","volume-title":"Simplicity is Complex: Foundations of Cyber-Physical System Design","author":"Kopetz Hermann","unstructured":"Hermann Kopetz . 2019. Simplicity is Complex: Foundations of Cyber-Physical System Design . Springer . DOI:https:\/\/doi.org\/10.1007\/978-3-030-20411-2 10.1007\/978-3-030-20411-2 Hermann Kopetz. 2019. Simplicity is Complex: Foundations of Cyber-Physical System Design. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-030-20411-2"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00064"},{"key":"e_1_2_1_107_1","volume-title":"Proceedings of the Workshop on Industry-Driven Approaches for Cost-effective Certification of Safety-Critical, Mixed-Criticality Systems (WICERT\u201913)","author":"Kotaba O.","unstructured":"O. Kotaba , J. Nowotsch , M. Paulitsch , S. M. Petters , and H. Theilingx . 2013. Multicore in real-time systems - Temporal isolation challenges due to shared resources . In Proceedings of the Workshop on Industry-Driven Approaches for Cost-effective Certification of Safety-Critical, Mixed-Criticality Systems (WICERT\u201913) . O. Kotaba, J. Nowotsch, M. Paulitsch, S. M. Petters, and H. Theilingx. 2013. Multicore in real-time systems - Temporal isolation challenges due to shared resources. In Proceedings of the Workshop on Industry-Driven Approaches for Cost-effective Certification of Safety-Critical, Mixed-Criticality Systems (WICERT\u201913)."},{"key":"e_1_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ress.2015.02.008"},{"key":"e_1_2_1_109_1","volume-title":"Proceedings of the 31st IEEE Real-Time Systems Symposium 259--268","author":"Lakshmanan K.","year":"2010","unstructured":"K. Lakshmanan , S. Kato , and R. Rajkumar . 2010. Scheduling parallel real-time tasks on multi-core processors . In Proceedings of the 31st IEEE Real-Time Systems Symposium 259--268 . DOI:https:\/\/doi.org\/10.1109\/RTSS. 2010 .42 10.1109\/RTSS.2010.42 K. Lakshmanan, S. Kato, and R. Rajkumar. 2010. Scheduling parallel real-time tasks on multi-core processors. In Proceedings of the 31st IEEE Real-Time Systems Symposium 259--268. DOI:https:\/\/doi.org\/10.1109\/RTSS.2010.42"},{"key":"e_1_2_1_110_1","volume-title":"Proceedings of the Forum on Specification and Design Languages (FDL\u201915)","author":"Larrucea A.","unstructured":"A. Larrucea , I. Agirre , C. F. Nicolas , J. Perez , M. Azkarate-Askasua , and T. Trapman . 2015. Temporal independence validation of an IEC-61508 compliant mixed-criticality system based on multicore partitioning . In Proceedings of the Forum on Specification and Design Languages (FDL\u201915) . 1--8. A. Larrucea, I. Agirre, C. F. Nicolas, J. Perez, M. Azkarate-Askasua, and T. Trapman. 2015. Temporal independence validation of an IEC-61508 compliant mixed-criticality system based on multicore partitioning. In Proceedings of the Forum on Specification and Design Languages (FDL\u201915). 1--8."},{"key":"e_1_2_1_111_1","volume-title":"Proceedings of the Mixed-Criticality Workshop on Real Time System Symposium (RTSS\u201916)","author":"Larrucea A.","unstructured":"A. Larrucea , I. Martinez , H. Ahmadian , R. Obermaisser , V. Brocal , S. Peir\u00f3 , and J. Perez . 2016. DREAMS: Cross-domain mixed-criticality patterns . In Proceedings of the Mixed-Criticality Workshop on Real Time System Symposium (RTSS\u201916) . A. Larrucea, I. Martinez, H. Ahmadian, R. Obermaisser, V. Brocal, S. Peir\u00f3, and J. Perez. 2016. DREAMS: Cross-domain mixed-criticality patterns. In Proceedings of the Mixed-Criticality Workshop on Real Time System Symposium (RTSS\u201916)."},{"key":"e_1_2_1_112_1","volume-title":"Proceedings of the 20th Euromicro Conference on Digital Systems Design (DSD\u201917)","author":"Larrucea A.","year":"2017","unstructured":"A. Larrucea , I. Martinez , R. Obermaisser , J. Perez , and C. F. Nicolas . 2017. Modular development of dependable mixed-criticality embedded systems . In Proceedings of the 20th Euromicro Conference on Digital Systems Design (DSD\u201917) . 419--426. DOI:https:\/\/doi.org\/10.1109\/DSD. 2017 .93 10.1109\/DSD.2017.93 A. Larrucea, I. Martinez, R. Obermaisser, J. Perez, and C. F. Nicolas. 2017. Modular development of dependable mixed-criticality embedded systems. In Proceedings of the 20th Euromicro Conference on Digital Systems Design (DSD\u201917). 419--426. DOI:https:\/\/doi.org\/10.1109\/DSD.2017.93"},{"key":"e_1_2_1_113_1","volume-title":"Proceedings of the 18th Euromicro Conference on Digital Systems Design (DSD\u201915)","author":"Larrucea A.","year":"2015","unstructured":"A. Larrucea , J. Perez , I. Agirre , V. Brocal , and R. Obermaisser . 2015. A modular safety case for an IEC 61508 compliant generic hypervisor . In Proceedings of the 18th Euromicro Conference on Digital Systems Design (DSD\u201915) . 571--574. DOI:https:\/\/doi.org\/10.1109\/DSD. 2015 .27 10.1109\/DSD.2015.27 A. Larrucea, J. Perez, I. Agirre, V. Brocal, and R. Obermaisser. 2015. A modular safety case for an IEC 61508 compliant generic hypervisor. In Proceedings of the 18th Euromicro Conference on Digital Systems Design (DSD\u201915). 571--574. DOI:https:\/\/doi.org\/10.1109\/DSD.2015.27"},{"key":"e_1_2_1_114_1","volume-title":"Proceedings of the 13th International Conference on Dependable, Autonomatic and Secure Computing (DASC\u201915)","author":"Larrucea A.","year":"2016","unstructured":"A. Larrucea , J. Perez , and R. Obermaisser . 2015. A modular safety case for an IEC 61508 compliant COTS multi-core device . In Proceedings of the 13th International Conference on Dependable, Autonomatic and Secure Computing (DASC\u201915) . 8. DOI:https:\/\/doi.org\/10.1109\/DSD. 2016 .66 10.1109\/DSD.2016.66 A. Larrucea, J. Perez, and R. Obermaisser. 2015. A modular safety case for an IEC 61508 compliant COTS multi-core device. In Proceedings of the 13th International Conference on Dependable, Autonomatic and Secure Computing (DASC\u201915). 8. DOI:https:\/\/doi.org\/10.1109\/DSD.2016.66"},{"key":"#cr-split#-e_1_2_1_115_1.1","doi-asserted-by":"crossref","unstructured":"A. Larrucea J. Perez and R. Obermaisser. 2015. A modular safety case for an IEC 61508 compliant generic COTS processor. In Proceedings of the IEEE International Conference on Computing and Information Technology; Ubiquitous Computing and Communication; Dependable Autonomic and Secure Computing; Pervasive Intellegence and Computing (CIT\/IUCC\/DASC\/PICom'15). 1788--1795. DOI:https:\/\/doi.org\/10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.269 10.1109\/CIT","DOI":"10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.269"},{"key":"#cr-split#-e_1_2_1_115_1.2","doi-asserted-by":"crossref","unstructured":"A. Larrucea J. Perez and R. Obermaisser. 2015. A modular safety case for an IEC 61508 compliant generic COTS processor. In Proceedings of the IEEE International Conference on Computing and Information Technology; Ubiquitous Computing and Communication; Dependable Autonomic and Secure Computing; Pervasive Intellegence and Computing (CIT\/IUCC\/DASC\/PICom'15). 1788--1795. DOI:https:\/\/doi.org\/10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.269","DOI":"10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.269"},{"key":"e_1_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2008.25"},{"key":"e_1_2_1_117_1","volume-title":"Mehmet Basoglu, Doe Hyun Yoon, Larry Kaplan, and Mattan Erez.","author":"Lee Ikhwan","year":"2012","unstructured":"Ikhwan Lee , Michael Sullivan , Evgeni Krimer , Dong Wan Kim , Mehmet Basoglu, Doe Hyun Yoon, Larry Kaplan, and Mattan Erez. 2012 . Survey of Error and Fault Detection Mechanisms. Technical Report. The University of Texas . Retrieved from http:\/\/lph.ece.utexas.edu\/merez\/uploads\/MattanErez\/detection_mechanisms_TR_LPH_2011_002.pdf. Ikhwan Lee, Michael Sullivan, Evgeni Krimer, Dong Wan Kim, Mehmet Basoglu, Doe Hyun Yoon, Larry Kaplan, and Mattan Erez. 2012. Survey of Error and Fault Detection Mechanisms. Technical Report. The University of Texas. Retrieved from http:\/\/lph.ece.utexas.edu\/merez\/uploads\/MattanErez\/detection_mechanisms_TR_LPH_2011_002.pdf."},{"key":"#cr-split#-e_1_2_1_118_1.1","doi-asserted-by":"crossref","unstructured":"P. Leteinturier S. Brewerton and K. Scheibert. 2008. MultiCore benefits 8 challenges for automotive applications. In SAE Tech. Paper. DOI:https:\/\/doi.org\/10.4271\/2008-01-0989 10.4271\/2008-01-0989","DOI":"10.4271\/2008-01-0989"},{"key":"#cr-split#-e_1_2_1_118_1.2","doi-asserted-by":"crossref","unstructured":"P. Leteinturier S. Brewerton and K. Scheibert. 2008. MultiCore benefits 8 challenges for automotive applications. In SAE Tech. Paper. DOI:https:\/\/doi.org\/10.4271\/2008-01-0989","DOI":"10.4271\/2008-01-0989"},{"key":"e_1_2_1_120_1","volume-title":"Proceedings of the 26th Euromicro Conference on Real-Time Systems (ECRTS\u201914)","author":"Li Y.","year":"2014","unstructured":"Y. Li , B. Akesson , and K. Goossens . 2014. Dynamic command scheduling for real-time memory controllers . In Proceedings of the 26th Euromicro Conference on Real-Time Systems (ECRTS\u201914) . 3--14. DOI:https:\/\/doi.org\/10.1109\/ECRTS. 2014 .18 10.1109\/ECRTS.2014.18 Y. Li, B. Akesson, and K. Goossens. 2014. Dynamic command scheduling for real-time memory controllers. In Proceedings of the 26th Euromicro Conference on Real-Time Systems (ECRTS\u201914). 3--14. DOI:https:\/\/doi.org\/10.1109\/ECRTS.2014.18"},{"key":"e_1_2_1_121_1","volume-title":"Proceedings of the IEEE 30th International Conference on Computer Design (ICCD\u201912)","author":"Liu I.","year":"2012","unstructured":"I. Liu , J. Reineke , D. Broman , M. Zimmer , and E. A. Lee . 2012. A PRET microarchitecture implementation with repeatable timing and competitive performance . In Proceedings of the IEEE 30th International Conference on Computer Design (ICCD\u201912) . 87--93. DOI:https:\/\/doi.org\/10.1109\/ICCD. 2012 .6378622 10.1109\/ICCD.2012.6378622 I. Liu, J. Reineke, D. Broman, M. Zimmer, and E. A. Lee. 2012. A PRET microarchitecture implementation with repeatable timing and competitive performance. In Proceedings of the IEEE 30th International Conference on Computer Design (ICCD\u201912). 87--93. DOI:https:\/\/doi.org\/10.1109\/ICCD.2012.6378622"},{"key":"e_1_2_1_122_1","volume-title":"Proceedings of the 44th Asilomar Conference on Signals, Systems, and Computing (ASILOMAR\u201910)","author":"Liu I.","year":"2010","unstructured":"I. Liu , J. Reineke , and E. A. Lee . 2010. A PRET architecture supporting concurrent programs with composable timing properties . In Proceedings of the 44th Asilomar Conference on Signals, Systems, and Computing (ASILOMAR\u201910) . 2111--2115. DOI:https:\/\/doi.org\/10.1109\/ACSSC. 2010 .5757922 10.1109\/ACSSC.2010.5757922 I. Liu, J. Reineke, and E. A. Lee. 2010. A PRET architecture supporting concurrent programs with composable timing properties. In Proceedings of the 44th Asilomar Conference on Signals, Systems, and Computing (ASILOMAR\u201910). 2111--2115. DOI:https:\/\/doi.org\/10.1109\/ACSSC.2010.5757922"},{"key":"e_1_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.04.001"},{"key":"e_1_2_1_124_1","unstructured":"H. Lu. 2013. Low-Cost Highly-Efficient Fault Tolerant Processor Design for Mitigating the Reliability Issues in Nanometric Technologies. Thesis Universit\u00e9 de Grenoble.  H. Lu. 2013. Low-Cost Highly-Efficient Fault Tolerant Processor Design for Mitigating the Reliability Issues in Nanometric Technologies. Thesis Universit\u00e9 de Grenoble."},{"key":"e_1_2_1_125_1","volume-title":"Proceedings of the 13th European Dependable Computing Conference (EDCC\u201917)","author":"Macher G.","year":"2017","unstructured":"G. Macher , M. Bachinger , and M. Stolz . 2017. Embedded multi-core system for design of next-generation powertrain control units . In Proceedings of the 13th European Dependable Computing Conference (EDCC\u201917) . 66--72. DOI:https:\/\/doi.org\/10.1109\/EDCC. 2017 .32 10.1109\/EDCC.2017.32 G. Macher, M. Bachinger, and M. Stolz. 2017. Embedded multi-core system for design of next-generation powertrain control units. In Proceedings of the 13th European Dependable Computing Conference (EDCC\u201917). 66--72. DOI:https:\/\/doi.org\/10.1109\/EDCC.2017.32"},{"key":"e_1_2_1_126_1","volume-title":"Proceedings of the IEEE 13th International Conference on Industrial Informatics (INDIN\u201915)","author":"Macher G.","year":"2015","unstructured":"G. Macher , A. H\u00f6ller , E. Armengaud , and C. Kreiner . 2015. Automotive embedded software: Migration challenges to multi-core computing platforms . In Proceedings of the IEEE 13th International Conference on Industrial Informatics (INDIN\u201915) . 1386--1393. DOI:https:\/\/doi.org\/10.1109\/INDIN. 2015 .7281937 10.1109\/INDIN.2015.7281937 G. Macher, A. H\u00f6ller, E. Armengaud, and C. Kreiner. 2015. Automotive embedded software: Migration challenges to multi-core computing platforms. In Proceedings of the IEEE 13th International Conference on Industrial Informatics (INDIN\u201915). 1386--1393. DOI:https:\/\/doi.org\/10.1109\/INDIN.2015.7281937"},{"key":"e_1_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824302"},{"key":"e_1_2_1_128_1","volume-title":"Davis","author":"Maiza Claire","year":"2019","unstructured":"Claire Maiza , Hamza Rihani , Juan M. Rivas , Jo\u00ebl Goossens , Sebastian Altmeyer , and Robert I . Davis . 2019 . A survey of timing verification techniques for multi-core real-time systems. ACM Comput. Surv . 52, 3 (2019). DOI:https:\/\/doi.org\/10.1145\/3323212 10.1145\/3323212 Claire Maiza, Hamza Rihani, Juan M. Rivas, Jo\u00ebl Goossens, Sebastian Altmeyer, and Robert I. Davis. 2019. A survey of timing verification techniques for multi-core real-time systems. ACM Comput. Surv. 52, 3 (2019). DOI:https:\/\/doi.org\/10.1145\/3323212"},{"key":"e_1_2_1_129_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201907)","author":"Mariani R.","year":"2007","unstructured":"R. Mariani , G. Boschi , and F. Colucci . 2007. Using an innovative SoC-level FMEA methodology to design in compliance with IEC 61508 . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201907) . 1--6. DOI:https:\/\/doi.org\/10.1109\/DATE. 2007 .364641 10.1109\/DATE.2007.364641 R. Mariani, G. Boschi, and F. Colucci. 2007. Using an innovative SoC-level FMEA methodology to design in compliance with IEC 61508. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201907). 1--6. DOI:https:\/\/doi.org\/10.1109\/DATE.2007.364641"},{"key":"e_1_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29400-7_16"},{"key":"e_1_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.18"},{"key":"e_1_2_1_132_1","volume-title":"Proceedings of the 21st International Conference on Real-Time Networks and Systems (RTNS\u201913)","author":"Metzlaff S.","unstructured":"S. Metzlaff , S. Weis , and T. Ungerer . 2013. Leveraging transactional memory for a predictable execution of applications composed of hard real-time and best-effort tasks . In Proceedings of the 21st International Conference on Real-Time Networks and Systems (RTNS\u201913) . ACM, 45--54. DOI:https:\/\/doi.org\/10.1145\/2516821.2516832 10.1145\/2516821.2516832 S. Metzlaff, S. Weis, and T. Ungerer. 2013. Leveraging transactional memory for a predictable execution of applications composed of hard real-time and best-effort tasks. In Proceedings of the 21st International Conference on Real-Time Networks and Systems (RTNS\u201913). ACM, 45--54. DOI:https:\/\/doi.org\/10.1145\/2516821.2516832"},{"key":"e_1_2_1_133_1","volume-title":"Proceeding of the Conference on Design, Automation and Test in Europe (DATE\u201904)","volume":"2","author":"Millberg M.","unstructured":"M. Millberg , E. Nilsson , R. Thid , and A. Jantsch . 2004. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip . In Proceeding of the Conference on Design, Automation and Test in Europe (DATE\u201904) , Vol. 2 . 890--895. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. 2004. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. In Proceeding of the Conference on Design, Automation and Test in Europe (DATE\u201904), Vol. 2. 890--895."},{"key":"e_1_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2018.2794204"},{"key":"e_1_2_1_135_1","volume-title":"A survey of recent prefetching techniques for processor caches. ACM Comput. Surv. 49, 2","author":"Mittal S.","year":"2016","unstructured":"S. Mittal . 2016. A survey of recent prefetching techniques for processor caches. ACM Comput. Surv. 49, 2 ( 2016 ). DOI:https:\/\/doi.org\/10.1145\/2907071 10.1145\/2907071 S. Mittal. 2016. A survey of recent prefetching techniques for processor caches. ACM Comput. Surv. 49, 2 (2016). DOI:https:\/\/doi.org\/10.1145\/2907071"},{"key":"e_1_2_1_136_1","volume-title":"A survey of techniques for cache partitioning in multicore processors. ACM Comput. Surv. 50, 2","author":"Mittal S.","year":"2017","unstructured":"S. Mittal . 2017. A survey of techniques for cache partitioning in multicore processors. ACM Comput. Surv. 50, 2 ( 2017 ). DOI:https:\/\/doi.org\/10.1145\/3062394 10.1145\/3062394 S. Mittal. 2017. A survey of techniques for cache partitioning in multicore processors. ACM Comput. Surv. 50, 2 (2017). DOI:https:\/\/doi.org\/10.1145\/3062394"},{"key":"e_1_2_1_137_1","volume-title":"Vetter","author":"Mittal Sparsh","year":"2015","unstructured":"Sparsh Mittal and Jeffrey S . Vetter . 2015 . A survey of CPU-GPU heterogeneous computing techniques. ACM Comput. Surv . 47, 4 (2015). DOI:https:\/\/doi.org\/10.1145\/2788396 10.1145\/2788396 Sparsh Mittal and Jeffrey S. Vetter. 2015. A survey of CPU-GPU heterogeneous computing techniques. ACM Comput. Surv. 47, 4 (2015). DOI:https:\/\/doi.org\/10.1145\/2788396"},{"key":"e_1_2_1_138_1","unstructured":"S. R. Msirdi. 2017. Modular Avionics Software Integration on Multi-Core COTS: Certification-Compliant Methodology and Timing Analysis Metrics for Legacy Software Reuse in Modern Aerospace Systems. Thesis Universit\u00e9 de Toulouse.  S. R. Msirdi. 2017. Modular Avionics Software Integration on Multi-Core COTS: Certification-Compliant Methodology and Timing Analysis Metrics for Legacy Software Reuse in Modern Aerospace Systems. Thesis Universit\u00e9 de Toulouse."},{"key":"e_1_2_1_139_1","volume-title":"Software updates in safety and security co-engineering","author":"Mugarza Imanol","unstructured":"Imanol Mugarza , Jorge Parra , and Eduardo Jacob . 2017. Software updates in safety and security co-engineering . In Computer Safety, Reliability, and Security, Stefano Tonetta, Erwin Schoitsch, and Friedemann Bitsch (Eds.). Springer , Cham , 199--210. Imanol Mugarza, Jorge Parra, and Eduardo Jacob. 2017. Software updates in safety and security co-engineering. In Computer Safety, Reliability, and Security, Stefano Tonetta, Erwin Schoitsch, and Friedemann Bitsch (Eds.). Springer, Cham, 199--210."},{"key":"e_1_2_1_140_1","volume-title":"Proceedings of the 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS\u201915)","author":"Mushtaq H.","year":"2015","unstructured":"H. Mushtaq , Z. Al-Ars , and K. Bertels . 2015. Calculation of worst-case execution time for multicore processors using deterministic execution . In Proceedings of the 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS\u201915) . 33--39. DOI:https:\/\/doi.org\/10.1109\/PATMOS. 2015 .7347584 10.1109\/PATMOS.2015.7347584 H. Mushtaq, Z. Al-Ars, and K. Bertels. 2015. Calculation of worst-case execution time for multicore processors using deterministic execution. In Proceedings of the 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS\u201915). 33--39. DOI:https:\/\/doi.org\/10.1109\/PATMOS.2015.7347584"},{"key":"e_1_2_1_141_1","doi-asserted-by":"crossref","unstructured":"G. Nelissen D. Pereira and L. M. Pinho. 2015. A novel run-time monitoring architecture for safe and efficient inline monitoring. In Reliable Software Technologies\u2014Ada-Europe Juan Antonio de la Puente and Tullio Vardanega (Eds.). Springer 66--82.  G. Nelissen D. Pereira and L. M. Pinho. 2015. A novel run-time monitoring architecture for safe and efficient inline monitoring. In Reliable Software Technologies\u2014Ada-Europe Juan Antonio de la Puente and Tullio Vardanega (Eds.). Springer 66--82.","DOI":"10.1007\/978-3-319-19584-1_5"},{"key":"e_1_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1080\/02564602.2016.1265905"},{"key":"e_1_2_1_143_1","volume-title":"Proceedings of the 9th European Dependable Computing Conference (EDCC\u201912)","author":"Nowotsch J.","unstructured":"J. Nowotsch and M. Paulitsch . 2012. Leveraging multi-core computing architectures in avionics . In Proceedings of the 9th European Dependable Computing Conference (EDCC\u201912) . 132--143. J. Nowotsch and M. Paulitsch. 2012. Leveraging multi-core computing architectures in avionics. In Proceedings of the 9th European Dependable Computing Conference (EDCC\u201912). 132--143."},{"key":"e_1_2_1_144_1","volume-title":"Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE\u201908). 1941--1947","author":"Obermaisser R.","year":"2008","unstructured":"R. Obermaisser , C. El Salloum , B. Huber , and H. Kopetz . 2008. The time-triggered system-on-a-chip architecture . In Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE\u201908). 1941--1947 . DOI:https:\/\/doi.org\/10.1109\/ISIE. 2008 .4677135 10.1109\/ISIE.2008.4677135 R. Obermaisser, C. El Salloum, B. Huber, and H. Kopetz. 2008. The time-triggered system-on-a-chip architecture. In Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE\u201908). 1941--1947. DOI:https:\/\/doi.org\/10.1109\/ISIE.2008.4677135"},{"key":"e_1_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2014005"},{"key":"#cr-split#-e_1_2_1_146_1.1","doi-asserted-by":"crossref","unstructured":"M. Ottavi D. Gizopoulos and S. Pontarelli. 2018. Dependable Multicore Architectures at Nanoscale. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9 10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9"},{"key":"#cr-split#-e_1_2_1_146_1.2","doi-asserted-by":"crossref","unstructured":"M. Ottavi D. Gizopoulos and S. Pontarelli. 2018. Dependable Multicore Architectures at Nanoscale. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9"},{"key":"e_1_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2359572"},{"key":"e_1_2_1_148_1","volume-title":"IEEE International Conference on Industrial Informatics (INDIN'17)","author":"Owda Z.","year":"2016","unstructured":"Z. Owda and R. Obermaisser . 2017. Mixed-criticality transactional memory controller for embedded systems . In IEEE International Conference on Industrial Informatics (INDIN'17) . 104--110. DOI:https:\/\/doi.org\/10.1109\/INDIN. 2016 .7819142 10.1109\/INDIN.2016.7819142 Z. Owda and R. Obermaisser. 2017. Mixed-criticality transactional memory controller for embedded systems. In IEEE International Conference on Industrial Informatics (INDIN'17). 104--110. DOI:https:\/\/doi.org\/10.1109\/INDIN.2016.7819142"},{"key":"e_1_2_1_149_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302255"},{"key":"e_1_2_1_150_1","volume-title":"Proceedings of the 13th International Workshop on Worst-Case Execution Time Analysis (WCET\u201913)","author":"Ozaktas Haluk","year":"2013","unstructured":"Haluk Ozaktas , Christine Rochange , and Pascal Sainrat . 2013 . Automatic WCET analysis of real-time parallel applications . In Proceedings of the 13th International Workshop on Worst-Case Execution Time Analysis (WCET\u201913) . Haluk Ozaktas, Christine Rochange, and Pascal Sainrat. 2013. Automatic WCET analysis of real-time parallel applications. In Proceedings of the 13th International Workshop on Worst-Case Execution Time Analysis (WCET\u201913)."},{"key":"e_1_2_1_151_1","volume-title":"Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES\u201914)","author":"Pani\u0107 Milo\u0161","unstructured":"Milo\u0161 Pani\u0107 , Sebastian Kehr , Eduardo Qui\u00f1ones , Bert Boddecker , Jaume Abella , and Francisco J. Cazorla . 2014. RunPar: An allocation algorithm for automotive applications exploiting runnable parallelism in multicores . In Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES\u201914) . ACM, Article 29, 10 pages. DOI:https:\/\/doi.org\/10.1145\/2656075.2656096 10.1145\/2656075.2656096 Milo\u0161 Pani\u0107, Sebastian Kehr, Eduardo Qui\u00f1ones, Bert Boddecker, Jaume Abella, and Francisco J. Cazorla. 2014. RunPar: An allocation algorithm for automotive applications exploiting runnable parallelism in multicores. In Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES\u201914). ACM, Article 29, 10 pages. DOI:https:\/\/doi.org\/10.1145\/2656075.2656096"},{"key":"e_1_2_1_152_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442129"},{"key":"e_1_2_1_153_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"e_1_2_1_154_1","volume-title":"The Time-triggered System-on-chip Architecture. Thesis","author":"Paukovits C.","unstructured":"C. Paukovits . 2008. The Time-triggered System-on-chip Architecture. Thesis . Institut f\u00fcr Technische Informatik. C. Paukovits. 2008. The Time-triggered System-on-chip Architecture. Thesis. Institut f\u00fcr Technische Informatik."},{"key":"e_1_2_1_155_1","volume-title":"Proceedings of the Euromicro Conference on Digital System Design (DSD\u201915)","author":"Paulitsch M.","year":"2015","unstructured":"M. Paulitsch , O. M. Duarte , H. Karray , K. Mueller , D. Muench , and J. Nowotsch . 2015. Mixed-criticality embedded systems\u2014A balance ensuring partitioning and performance . In Proceedings of the Euromicro Conference on Digital System Design (DSD\u201915) . 453--461. DOI:https:\/\/doi.org\/10.1109\/DSD. 2015 .100 10.1109\/DSD.2015.100 M. Paulitsch, O. M. Duarte, H. Karray, K. Mueller, D. Muench, and J. Nowotsch. 2015. Mixed-criticality embedded systems\u2014A balance ensuring partitioning and performance. In Proceedings of the Euromicro Conference on Digital System Design (DSD\u201915). 453--461. DOI:https:\/\/doi.org\/10.1109\/DSD.2015.100"},{"key":"e_1_2_1_156_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910)","author":"Pellizzoni R.","year":"2010","unstructured":"R. Pellizzoni , A. Schranzhofer , Chen Jian-Jia , M. Caccamo , and L. Thiele . 2010. Worst case delay analysis for memory interference in multicore systems . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910) . 741--746. DOI:https:\/\/doi.org\/10.1109\/DATE. 2010 .5456952 10.1109\/DATE.2010.5456952 R. Pellizzoni, A. Schranzhofer, Chen Jian-Jia, M. Caccamo, and L. Thiele. 2010. Worst case delay analysis for memory interference in multicore systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910). 741--746. DOI:https:\/\/doi.org\/10.1109\/DATE.2010.5456952"},{"key":"e_1_2_1_157_1","doi-asserted-by":"crossref","unstructured":"J. Perez M. Coppola M. Faug\u00e8re D. Gracia Perez M. Grammatikakis A. Larrucea Ortube A. Mouzakitis A. Papagrigoriou P. Petrakis V. Piperaki I. Sarasola and G. Tsamis. 2018. Evaluation. CRC Press.  J. Perez M. Coppola M. Faug\u00e8re D. Gracia Perez M. Grammatikakis A. Larrucea Ortube A. Mouzakitis A. Papagrigoriou P. Petrakis V. Piperaki I. Sarasola and G. Tsamis. 2018. Evaluation. CRC Press.","DOI":"10.1201\/9781351117821-11"},{"key":"e_1_2_1_158_1","volume-title":"Proceedings of the 17th Euromicro Conference on Digital Syst. Design (DSD\u201914)","author":"Perez J.","year":"2014","unstructured":"J. Perez , D. Gonzalez , C. F. Nicolas , T. Trapman , and J. M. Garate . 2014. A safety certification strategy for IEC-61508 compliant industrial mixed-criticality systems based on multicore partitioning . In Proceedings of the 17th Euromicro Conference on Digital Syst. Design (DSD\u201914) . 394--400. DOI:https:\/\/doi.org\/10.1109\/DSD. 2014 .38 10.1109\/DSD.2014.38 J. Perez, D. Gonzalez, C. F. Nicolas, T. Trapman, and J. M. Garate. 2014. A safety certification strategy for IEC-61508 compliant industrial mixed-criticality systems based on multicore partitioning. In Proceedings of the 17th Euromicro Conference on Digital Syst. Design (DSD\u201914). 394--400. DOI:https:\/\/doi.org\/10.1109\/DSD.2014.38"},{"key":"e_1_2_1_159_1","volume-title":"Lecture Notes in Computer Science","volume":"9111","author":"Perez J.","year":"1958","unstructured":"J. Perez , D. Gonzalez , S. Trujillo , and A. Trapman . 2015. A Safety Concept for an IEC 61508 Compliant Fail-safe Wind Power Mixed-criticality Embedded System Based on Multi-core Partitioning . Lecture Notes in Computer Science , Vol. 9111 . Springer. 3\u201317. DOI:https:\/\/doi.org\/10.1007\/978-3-319- 1958 4-1_1 10.1007\/978-3-319-19584-1_1 J. Perez, D. Gonzalez, S. Trujillo, and A. Trapman. 2015. A Safety Concept for an IEC 61508 Compliant Fail-safe Wind Power Mixed-criticality Embedded System Based on Multi-core Partitioning. Lecture Notes in Computer Science, Vol. 9111. Springer. 3\u201317. DOI:https:\/\/doi.org\/10.1007\/978-3-319-19584-1_1"},{"key":"e_1_2_1_160_1","volume-title":"Proceedings of the 43rd IEEE Industrial Electronics Society (IECON\u201917)","author":"Pinto S.","year":"2017","unstructured":"S. Pinto , A. Oliveira , J. Pereira , J. Cabral , J. Monteiro , and A. Tavares . 2017. Lightweight multicore virtualization architecture exploiting ARM TrustZone . In Proceedings of the 43rd IEEE Industrial Electronics Society (IECON\u201917) . 3562--3567. DOI:https:\/\/doi.org\/10.1109\/IECON. 2017 .8216603 10.1109\/IECON.2017.8216603 S. Pinto, A. Oliveira, J. Pereira, J. Cabral, J. Monteiro, and A. Tavares. 2017. Lightweight multicore virtualization architecture exploiting ARM TrustZone. In Proceedings of the 43rd IEEE Industrial Electronics Society (IECON\u201917). 3562--3567. DOI:https:\/\/doi.org\/10.1109\/IECON.2017.8216603"},{"key":"e_1_2_1_161_1","volume-title":"Proceedings of the Embedded World Conference.","author":"Platschek A.","unstructured":"A. Platschek , N. Mc Guire , and L. Bulwahn . 2018. Certifying Linux: Lessons learned in three years of SIL2LinuxMP . In Proceedings of the Embedded World Conference. A. Platschek, N. Mc Guire, and L. Bulwahn. 2018. Certifying Linux: Lessons learned in three years of SIL2LinuxMP. In Proceedings of the Embedded World Conference."},{"key":"#cr-split#-e_1_2_1_162_1.1","doi-asserted-by":"crossref","unstructured":"S. Pontarelli Juan A. Maestro and P. Reviriego. 2018. Dependability Solutions. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9 10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9"},{"key":"#cr-split#-e_1_2_1_162_1.2","doi-asserted-by":"crossref","unstructured":"S. Pontarelli Juan A. Maestro and P. Reviriego. 2018. Dependability Solutions. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9_5"},{"key":"e_1_2_1_163_1","volume-title":"Proceedings of the International Conference on Informatics and Analytics (ICIA\u201916)","author":"Priya B. Krishna","unstructured":"B. Krishna Priya , Amit D. Joshi , and N. Ramasubramanian . 2016. A survey on performance of on-chip cache for multi-core architectures . In Proceedings of the International Conference on Informatics and Analytics (ICIA\u201916) . ACM. DOI:https:\/\/doi.org\/10.1145\/2980258.2980336 10.1145\/2980258.2980336 B. Krishna Priya, Amit D. Joshi, and N. Ramasubramanian. 2016. A survey on performance of on-chip cache for multi-core architectures. In Proceedings of the International Conference on Informatics and Analytics (ICIA\u201916). ACM. DOI:https:\/\/doi.org\/10.1145\/2980258.2980336"},{"key":"e_1_2_1_164_1","volume-title":"Proceedings of the 31st Euromicro Conference on Real-Time Systems (ECRTS\u201919) (Leibniz International Proceedings in Informatics (LIPIcs)), Sophie Quinton (Ed.)","volume":"133","author":"Pujol Roger","year":"2019","unstructured":"Roger Pujol , Hamid Tabani , Leonidas Kosmidis , Enrico Mezzetti , Jaume Abella , and Francisco J. Cazorla . 2019. Generating and exploiting deep learning variants to increase heterogeneous resource utilization in the NVIDIA Xavier . In Proceedings of the 31st Euromicro Conference on Real-Time Systems (ECRTS\u201919) (Leibniz International Proceedings in Informatics (LIPIcs)), Sophie Quinton (Ed.) , Vol. 133 . Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 23:1\u201323:23. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS. 2019 .23 10.4230\/LIPIcs.ECRTS.2019.23 Roger Pujol, Hamid Tabani, Leonidas Kosmidis, Enrico Mezzetti, Jaume Abella, and Francisco J. Cazorla. 2019. Generating and exploiting deep learning variants to increase heterogeneous resource utilization in the NVIDIA Xavier. In Proceedings of the 31st Euromicro Conference on Real-Time Systems (ECRTS\u201919) (Leibniz International Proceedings in Informatics (LIPIcs)), Sophie Quinton (Ed.), Vol. 133. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 23:1\u201323:23. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2019.23"},{"key":"e_1_2_1_165_1","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2013.6601390"},{"key":"e_1_2_1_166_1","volume-title":"Proceedings of the IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSOC\u201916)","author":"Puschner P.","year":"2016","unstructured":"P. Puschner , B. Cilku , and D. Prokesch . 2016. Constructing time-predictable MPSoCs: Avoid conflicts in temporal control . In Proceedings of the IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSOC\u201916) . 321--328. DOI:https:\/\/doi.org\/10.1109\/MCSoC. 2016 .55 10.1109\/MCSoC.2016.55 P. Puschner, B. Cilku, and D. Prokesch. 2016. Constructing time-predictable MPSoCs: Avoid conflicts in temporal control. In Proceedings of the IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSOC\u201916). 321--328. DOI:https:\/\/doi.org\/10.1109\/MCSoC.2016.55"},{"key":"e_1_2_1_167_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3172"},{"key":"e_1_2_1_168_1","doi-asserted-by":"publisher","DOI":"10.1145\/3211890.3211914"},{"key":"#cr-split#-e_1_2_1_169_1.1","doi-asserted-by":"crossref","unstructured":"S. Royuela A. Duran M. A. Serrano E. Qui\u00f1ones and X. Martorell. 2017. A Functional Safety OpenMP* for Critical Real-Time Embedded Systems. Springer Book section 16. DOI:https:\/\/doi.org\/10.1007\/978-3-319-65578-9_16 10.1007\/978-3-319-65578-9_16","DOI":"10.1007\/978-3-319-65578-9_16"},{"key":"#cr-split#-e_1_2_1_169_1.2","doi-asserted-by":"crossref","unstructured":"S. Royuela A. Duran M. A. Serrano E. Qui\u00f1ones and X. Martorell. 2017. A Functional Safety OpenMP* for Critical Real-Time Embedded Systems. Springer Book section 16. DOI:https:\/\/doi.org\/10.1007\/978-3-319-65578-9_16","DOI":"10.1007\/978-3-319-65578-9_16"},{"key":"e_1_2_1_170_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODESISSS.2015.7331385"},{"key":"e_1_2_1_171_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13272-016-0228-x"},{"key":"#cr-split#-e_1_2_1_172_1.1","doi-asserted-by":"crossref","unstructured":"I. Schagaev and T. Kaegi-Trachsel. 2016. Software Design for Resilient Computer Systems. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-29465-0 10.1007\/978-3-319-29465-0","DOI":"10.1007\/978-3-319-29465-0"},{"key":"#cr-split#-e_1_2_1_172_1.2","doi-asserted-by":"crossref","unstructured":"I. Schagaev and T. Kaegi-Trachsel. 2016. Software Design for Resilient Computer Systems. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-29465-0","DOI":"10.1007\/978-3-319-29465-0"},{"key":"e_1_2_1_173_1","volume-title":"SAE World Congr. Exhibit. 1 (2014","author":"Schmidt K.","year":"2014","unstructured":"K. Schmidt , J. Harnisch , D. Marx , A. Mayer , A. Kohn , and R. Deml . 2014. Timing analysis and tracing concepts for ECU development . SAE World Congr. Exhibit. 1 (2014 ). DOI:https:\/\/doi.org\/10.4271\/ 2014 -01-0190 10.4271\/2014-01-0190 K. Schmidt, J. Harnisch, D. Marx, A. Mayer, A. Kohn, and R. Deml. 2014. Timing analysis and tracing concepts for ECU development. SAE World Congr. Exhibit. 1 (2014). DOI:https:\/\/doi.org\/10.4271\/2014-01-0190"},{"key":"e_1_2_1_174_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"e_1_2_1_175_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9300-4"},{"key":"e_1_2_1_176_1","unstructured":"Erwin Schoitsch. 2013. D6.1\u2014State of the Art for System Qualification and Certification V8V Survey (EMC2). Technical Report.  Erwin Schoitsch. 2013. D6.1\u2014State of the Art for System Qualification and Certification V8V Survey (EMC2). Technical Report."},{"key":"e_1_2_1_177_1","volume-title":"Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications.242--247","author":"Scolari A.","year":"2014","unstructured":"A. Scolari , F. Sironi , D. Sciuto , and M. D. Santambrogio . 2014. A survey on recent hardware and software-level cache management techniques . In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications.242--247 . DOI:https:\/\/doi.org\/10.1109\/ISPA. 2014 .41 10.1109\/ISPA.2014.41 A. Scolari, F. Sironi, D. Sciuto, and M. D. Santambrogio. 2014. A survey on recent hardware and software-level cache management techniques. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications.242--247. DOI:https:\/\/doi.org\/10.1109\/ISPA.2014.41"},{"key":"e_1_2_1_178_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-98521-3_10"},{"key":"e_1_2_1_179_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492735"},{"key":"e_1_2_1_180_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.59"},{"key":"#cr-split#-e_1_2_1_181_1.1","doi-asserted-by":"crossref","unstructured":"Daniel J. Sorin. 2009. Fault Tolerant Computer Architecture. Morgan 8 Claypool Publishers. DOI:https:\/\/doi.org\/10.2200\/S00192ED1V01Y200904CAC005 10.2200\/S00192ED1V01Y200904CAC005","DOI":"10.2200\/S00192ED1V01Y200904CAC005"},{"key":"#cr-split#-e_1_2_1_181_1.2","doi-asserted-by":"crossref","unstructured":"Daniel J. Sorin. 2009. Fault Tolerant Computer Architecture. Morgan 8 Claypool Publishers. DOI:https:\/\/doi.org\/10.2200\/S00192ED1V01Y200904CAC005","DOI":"10.1007\/978-3-031-01723-0"},{"key":"#cr-split#-e_1_2_1_182_1.1","doi-asserted-by":"crossref","unstructured":"V. Sridharan and S. Gurumurthi. 2018. Resilience Proportionality-A Paradigm for Efficient and Reliable System Design. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9 10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9"},{"key":"#cr-split#-e_1_2_1_182_1.2","doi-asserted-by":"crossref","unstructured":"V. Sridharan and S. Gurumurthi. 2018. Resilience Proportionality-A Paradigm for Efficient and Reliable System Design. Springer. DOI:https:\/\/doi.org\/10.1007\/978-3-319-54422-9","DOI":"10.1007\/978-3-319-54422-9_9"},{"key":"e_1_2_1_183_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095408.1095421"},{"key":"#cr-split#-e_1_2_1_184_1.1","doi-asserted-by":"crossref","unstructured":"S. Trujillo A. Crespo A. Alonso and J. Perez. 2014. MultiPARTES: Multi-core partitioning and virtualization for easing the certification of mixed-criticality systems. Microprocess. Microsyst. 38 8 Part B (2014) 921--932. DOI:https:\/\/doi.org\/10.1016\/j.micpro.2014.09.004 10.1016\/j.micpro.2014.09.004","DOI":"10.1016\/j.micpro.2014.09.004"},{"key":"#cr-split#-e_1_2_1_184_1.2","doi-asserted-by":"crossref","unstructured":"S. Trujillo A. Crespo A. Alonso and J. Perez. 2014. MultiPARTES: Multi-core partitioning and virtualization for easing the certification of mixed-criticality systems. Microprocess. Microsyst. 38 8 Part B (2014) 921--932. DOI:https:\/\/doi.org\/10.1016\/j.micpro.2014.09.004","DOI":"10.1016\/j.micpro.2014.09.004"},{"key":"e_1_2_1_185_1","volume-title":"Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC\u201916)","author":"Tsamis G.","year":"2016","unstructured":"G. Tsamis , S. Kavvadias , A. Papagrigoriou , M. D. Grammatikakis , and K. Papadimitriou . 2016. Efficient bandwidth regulation at memory controller for mixed criticality applications . In Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC\u201916) . 1--8. DOI:https:\/\/doi.org\/10.1109\/ReCoSoC. 2016 .7533902 10.1109\/ReCoSoC.2016.7533902 G. Tsamis, S. Kavvadias, A. Papagrigoriou, M. D. Grammatikakis, and K. Papadimitriou. 2016. Efficient bandwidth regulation at memory controller for mixed criticality applications. In Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC\u201916). 1--8. DOI:https:\/\/doi.org\/10.1109\/ReCoSoC.2016.7533902"},{"key":"e_1_2_1_186_1","doi-asserted-by":"publisher","DOI":"10.1145\/2910589"},{"key":"e_1_2_1_187_1","volume-title":"Multi-core and Many-core Processor Architectures","author":"Vajda A.","unstructured":"A. Vajda . 2011. Multi-core and Many-core Processor Architectures . Springer US , Boston, MA , 9--43. DOI:https:\/\/doi.org\/10.1007\/978-1-4419-9739-5_2 10.1007\/978-1-4419-9739-5_2 A. Vajda. 2011. Multi-core and Many-core Processor Architectures. Springer US, Boston, MA, 9--43. DOI:https:\/\/doi.org\/10.1007\/978-1-4419-9739-5_2"},{"key":"e_1_2_1_188_1","volume-title":"Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS\u201916)","author":"Valsan P. K.","year":"2016","unstructured":"P. K. Valsan , H. Yun , and F. Farshchi . 2016. Taming non-blocking caches to improve isolation in multicore real-time systems . In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS\u201916) . 1--12. DOI:https:\/\/doi.org\/10.1109\/RTAS. 2016 .7461361 10.1109\/RTAS.2016.7461361 P. K. Valsan, H. Yun, and F. Farshchi. 2016. Taming non-blocking caches to improve isolation in multicore real-time systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS\u201916). 1--12. DOI:https:\/\/doi.org\/10.1109\/RTAS.2016.7461361"},{"key":"e_1_2_1_189_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201915)","author":"Wartel F.","year":"2015","unstructured":"F. Wartel , L. Kosmidis , A. Gogonel , A. Baldovino , Z. Stephenson , B. Triquet , E. Quinones , C. Lo , E. Mezzetta , I. Broster , J. Abella , L. Cucu-Grosjean , T. Vardanega , and F. J. Cazorla . 2015. Timing analysis of an avionics case study on complex hardware\/software platforms . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201915) . 397--402. DOI:https:\/\/doi.org\/10.7873\/DATE. 2015 .0189 10.7873\/DATE.2015.0189 F. Wartel, L. Kosmidis, A. Gogonel, A. Baldovino, Z. Stephenson, B. Triquet, E. Quinones, C. Lo, E. Mezzetta, I. Broster, J. Abella, L. Cucu-Grosjean, T. Vardanega, and F. J. Cazorla. 2015. Timing analysis of an avionics case study on complex hardware\/software platforms. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201915). 397--402. DOI:https:\/\/doi.org\/10.7873\/DATE.2015.0189"},{"key":"e_1_2_1_190_1","volume-title":"Proceedings of the 8th IEEE International Symposium on Industrial Embedded Systems (SIES\u201913)","author":"Wartel F.","year":"2013","unstructured":"F. Wartel , L. Kosmidis , C. Lo , B. Triquet , E. Quinones , J. Abella , A. Gogonel , A. Baldovin , E. Mezzetti , L. Cucu , T. Vardanega , and F. J. Cazorla . 2013. Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study . In Proceedings of the 8th IEEE International Symposium on Industrial Embedded Systems (SIES\u201913) . 241--248. DOI:https:\/\/doi.org\/10.1109\/SIES. 2013 .6601497 10.1109\/SIES.2013.6601497 F. Wartel, L. Kosmidis, C. Lo, B. Triquet, E. Quinones, J. Abella, A. Gogonel, A. Baldovin, E. Mezzetti, L. Cucu, T. Vardanega, and F. J. Cazorla. 2013. Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study. In Proceedings of the 8th IEEE International Symposium on Industrial Embedded Systems (SIES\u201913). 241--248. DOI:https:\/\/doi.org\/10.1109\/SIES.2013.6601497"},{"key":"e_1_2_1_191_1","unstructured":"Saud Wasly. 2018. Architecture Design for Distributed Mixed-criticality Systems Based on Multi-core Chips. Thesis Universit\u00e4t Siegen.  Saud Wasly. 2018. Architecture Design for Distributed Mixed-criticality Systems Based on Multi-core Chips. Thesis Universit\u00e4t Siegen."},{"key":"e_1_2_1_192_1","volume-title":"Proceedings of the International Workshop on Automated Engineering of Autonomic and Run-time Evolving Systems. Final Workshop","author":"Weber Raphael","year":"2019","unstructured":"Raphael Weber . 2019 . ARAMIS II. Tool interoperability and exchange formats . In Proceedings of the International Workshop on Automated Engineering of Autonomic and Run-time Evolving Systems. Final Workshop , Stuttgart. Raphael Weber. 2019. ARAMIS II. Tool interoperability and exchange formats. In Proceedings of the International Workshop on Automated Engineering of Autonomic and Run-time Evolving Systems. Final Workshop, Stuttgart."},{"key":"e_1_2_1_193_1","volume-title":"Proceedings of the Euromicro Conference on Digital Systems Design (DSD\u201916)","author":"Weber W.","year":"2016","unstructured":"W. Weber , A. Hoess , J. v. Deventer , F. Oppenheimer , R. Ernst , A. Kostrzewa , P. Dore , T. Goubier , H. Isakovic , N. Druml , E. Wuchner , D. Schneider , E. Schoitsch , E. Armengaud , T. Soderqvist , M. Traversone , S. Uhrig , J. C. Perez-Cortes , S. Saez , J. Kuusela , M. v. Helvoort , X. Cai , B. Nordmoen , G. Y. Paulsen , H. P. Dahle , M. Geissel , J. Salecker , and P. Tummeltshammer . 2016. The EMC2 project on embedded microcontrollers: Technical progress after two years . In Proceedings of the Euromicro Conference on Digital Systems Design (DSD\u201916) . 524--531. DOI:https:\/\/doi.org\/10.1109\/DSD. 2016 .72 10.1109\/DSD.2016.72 W. Weber, A. Hoess, J. v. Deventer, F. Oppenheimer, R. Ernst, A. Kostrzewa, P. Dore, T. Goubier, H. Isakovic, N. Druml, E. Wuchner, D. Schneider, E. Schoitsch, E. Armengaud, T. Soderqvist, M. Traversone, S. Uhrig, J. C. Perez-Cortes, S. Saez, J. Kuusela, M. v. Helvoort, X. Cai, B. Nordmoen, G. Y. Paulsen, H. P. Dahle, M. Geissel, J. Salecker, and P. Tummeltshammer. 2016. The EMC2 project on embedded microcontrollers: Technical progress after two years. In Proceedings of the Euromicro Conference on Digital Systems Design (DSD\u201916). 524--531. DOI:https:\/\/doi.org\/10.1109\/DSD.2016.72"},{"key":"e_1_2_1_194_1","doi-asserted-by":"publisher","DOI":"10.5555\/1320302.1320834"},{"key":"e_1_2_1_195_1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"e_1_2_1_196_1","volume-title":"Proceedings of the 30th IEEE\/AIAA Digital Avionics Systems Conference (DASC\u201911)","author":"Windsor J.","year":"2011","unstructured":"J. Windsor , K. Eckstein , P. Mendham , and T. Pareaud . 2011. Time and space partitioning security components for spacecraft flight software . In Proceedings of the 30th IEEE\/AIAA Digital Avionics Systems Conference (DASC\u201911) . 8A5\u20131\u20138A5\u201314. DOI:https:\/\/doi.org\/10.1109\/DASC. 2011 .6096140 10.1109\/DASC.2011.6096140 J. Windsor, K. Eckstein, P. Mendham, and T. Pareaud. 2011. Time and space partitioning security components for spacecraft flight software. In Proceedings of the 30th IEEE\/AIAA Digital Avionics Systems Conference (DASC\u201911). 8A5\u20131\u20138A5\u201314. DOI:https:\/\/doi.org\/10.1109\/DASC.2011.6096140"},{"key":"e_1_2_1_197_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"},{"key":"e_1_2_1_198_1","unstructured":"Xilinx. 2018. UG1085\u2014Zynq UltraScale+ Device\u2014Technical Reference Manual. Technical Report. Xilinx.  Xilinx. 2018. UG1085\u2014Zynq UltraScale+ Device\u2014Technical Reference Manual. Technical Report. Xilinx."},{"key":"e_1_2_1_199_1","volume-title":"UG116\u2014Device Reliability Report\u2014First Half","year":"2018","unstructured":"Xilinx. 2018. UG116\u2014Device Reliability Report\u2014First Half 2018 . Technical Report. Xilinx . Xilinx. 2018. UG116\u2014Device Reliability Report\u2014First Half 2018. Technical Report. Xilinx."},{"key":"e_1_2_1_200_1","unstructured":"H. Yun. 2013. Improving Real-Time Performance on Multicore Platforms Using MemGuard. Retrieved from http:\/\/www.ittc.ku.edu\/%7Eheechul\/papers\/memguard-rtlws13.pdf.  H. Yun. 2013. Improving Real-Time Performance on Multicore Platforms Using MemGuard. Retrieved from http:\/\/www.ittc.ku.edu\/%7Eheechul\/papers\/memguard-rtlws13.pdf."},{"key":"e_1_2_1_201_1","volume-title":"Proceedings of the IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS\u201913)","author":"Yun H.","year":"2013","unstructured":"H. Yun , G. Yao , R. Pellizzoni , M. Caccamo , and L. Sha . 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms . In Proceedings of the IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS\u201913) . 55--64. DOI:https:\/\/doi.org\/10.1109\/RTAS. 2013 .6531079 10.1109\/RTAS.2013.6531079 H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In Proceedings of the IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS\u201913). 55--64. DOI:https:\/\/doi.org\/10.1109\/RTAS.2013.6531079"},{"key":"e_1_2_1_202_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425889"},{"key":"#cr-split#-e_1_2_1_203_1.1","doi-asserted-by":"crossref","unstructured":"R. Zalman A. Griessing and P. Emberson. 2011. Timing correctness in safety-related automotive software. In SAE Tech. Papers. SAE. DOI:https:\/\/doi.org\/10.4271\/2011-01-0449 10.4271\/2011-01-0449","DOI":"10.4271\/2011-01-0449"},{"key":"#cr-split#-e_1_2_1_203_1.2","doi-asserted-by":"crossref","unstructured":"R. Zalman A. Griessing and P. Emberson. 2011. Timing correctness in safety-related automotive software. In SAE Tech. Papers. SAE. DOI:https:\/\/doi.org\/10.4271\/2011-01-0449","DOI":"10.4271\/2011-01-0449"},{"key":"e_1_2_1_204_1","volume-title":"Proceedings of the IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS\u201914)","author":"Zimmer M.","year":"2014","unstructured":"M. Zimmer , D. Broman , C. Shaver , and E. A. Lee . 2014. FlexPRET: A processor platform for mixed-criticality systems . In Proceedings of the IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS\u201914) . 101--110. DOI:https:\/\/doi.org\/10.1109\/RTAS. 2014 .6925994 10.1109\/RTAS.2014.6925994 M. Zimmer, D. Broman, C. Shaver, and E. A. Lee. 2014. FlexPRET: A processor platform for mixed-criticality systems. In Proceedings of the IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS\u201914). 101--110. DOI:https:\/\/doi.org\/10.1109\/RTAS.2014.6925994"},{"key":"e_1_2_1_205_1","volume-title":"Predictable Processors for Mixed-Criticality Systems and Precision-Timed I\/O. Thesis","author":"Zimmer M. P.","unstructured":"M. P. Zimmer . 2015. Predictable Processors for Mixed-Criticality Systems and Precision-Timed I\/O. Thesis , University of California , Berkeley. M. P. Zimmer. 2015. Predictable Processors for Mixed-Criticality Systems and Precision-Timed I\/O. Thesis, University of California, Berkeley."}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3398665","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3398665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:31Z","timestamp":1750199611000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3398665"}},"subtitle":["A Survey"],"short-title":[],"issued":{"date-parts":[[2020,8,3]]},"references-count":212,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,7,31]]}},"alternative-id":["10.1145\/3398665"],"URL":"https:\/\/doi.org\/10.1145\/3398665","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8,3]]},"assertion":[{"value":"2019-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-08-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}