{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:22Z","timestamp":1750220722502,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,14]],"date-time":"2020-06-14T00:00:00Z","timestamp":1592092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,15]]},"DOI":"10.1145\/3399666.3399897","type":"proceedings-article","created":{"date-parts":[[2020,6,4]],"date-time":"2020-06-04T02:55:40Z","timestamp":1591239340000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Comparative analysis of OpenCL and RTL for sort-merge primitives on FPGA"],"prefix":"10.1145","author":[{"given":"Mehdi","family":"Moghaddamfar","sequence":"first","affiliation":[{"name":"TU Dresden"}]},{"given":"Christian","family":"F\u00e4rber","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Wolfgang","family":"Lehner","sequence":"additional","affiliation":[{"name":"TU Dresden"}]},{"given":"Norman","family":"May","sequence":"additional","affiliation":[{"name":"SAP SE"}]}],"member":"320","published-online":{"date-parts":[[2020,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2008. Khronos Launches Heterogeneous Computing Initiative - The Khronos Group Inc. https:\/\/www.khronos.org\/news\/press\/khronos_launches_heterogeneous_computing_initiative. (Accessed on 05\/02\/2020).  2008. Khronos Launches Heterogeneous Computing Initiative - The Khronos Group Inc. https:\/\/www.khronos.org\/news\/press\/khronos_launches_heterogeneous_computing_initiative. (Accessed on 05\/02\/2020)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2055231"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927484"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"volume-title":"Reconfigurable Computing: Architectures, Tools and Applications, Andreas Koch, Ram Krishnamurthy, John McAllister, Roger Woods, and Tarek El-Ghazawi (Eds.)","author":"Cornu Alexandre","key":"e_1_3_2_1_5_1","unstructured":"Alexandre Cornu , Steven Derrien , and Dominique Lavenier . 2011. HLS Tools for FPGA: Faster Development with Better Performance . In Reconfigurable Computing: Architectures, Tools and Applications, Andreas Koch, Ram Krishnamurthy, John McAllister, Roger Woods, and Tarek El-Ghazawi (Eds.) . Springer Berlin Heidelberg , Berlin, Heidelberg , 67--78. Alexandre Cornu, Steven Derrien, and Dominique Lavenier. 2011. HLS Tools for FPGA: Faster Development with Better Performance. In Reconfigurable Computing: Architectures, Tools and Applications, Andreas Koch, Ram Krishnamurthy, John McAllister, Roger Woods, and Tarek El-Ghazawi (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 67--78."},{"key":"e_1_3_2_1_6_1","unstructured":"Intel Corporation. 2013. Implementing FPGA Design with the OpenCL Standard. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01173-opencl.pdf. (Accessed on 02\/28\/2020).  Intel Corporation. 2013. Implementing FPGA Design with the OpenCL Standard. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01173-opencl.pdf. (Accessed on 02\/28\/2020)."},{"key":"e_1_3_2_1_7_1","unstructured":"Intel Corporation. 2018. How do I interpret the Logic Utilization number reported in the Quartus II Fitter report? https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/support\/support-resources\/knowledge-base\/solutions\/rd05172012_146.html. (Accessed on 02\/23\/2020).  Intel Corporation. 2018. How do I interpret the Logic Utilization number reported in the Quartus II Fitter report? https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/support\/support-resources\/knowledge-base\/solutions\/rd05172012_146.html. (Accessed on 02\/23\/2020)."},{"key":"e_1_3_2_1_8_1","unstructured":"Intel Corporation. 2019. Intel FPGA Programmable Acceleration Card D5005 Data Sheet. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/cvl1520030638800.html. (Accessed on 02\/22\/2020).  Intel Corporation. 2019. Intel FPGA Programmable Acceleration Card D5005 Data Sheet. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/cvl1520030638800.html. (Accessed on 02\/22\/2020)."},{"key":"e_1_3_2_1_9_1","unstructured":"Intel Corporation. 2019. Intel FPGA SDK for OpenCL Pro Edition: Programming Guide. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/opencl-sdk\/aocl_programming_guide.pdf. (Accessed on 02\/23\/2020).  Intel Corporation. 2019. Intel FPGA SDK for OpenCL Pro Edition: Programming Guide. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/opencl-sdk\/aocl_programming_guide.pdf. (Accessed on 02\/23\/2020)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/898\/3\/032044"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/685128"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245733"},{"key":"e_1_3_2_1_13_1","unstructured":"The Khronos Group Inc. [n.d.]. OpenCL Overview. https:\/\/www.khronos.org\/opencl\/. (Accessed on 02\/28\/2020).  The Khronos Group Inc. [n.d.]. OpenCL Overview. https:\/\/www.khronos.org\/opencl\/. (Accessed on 02\/28\/2020)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577356"},{"key":"e_1_3_2_1_15_1","unstructured":"Lance Brown Manish Deo Jeffrey Schulz. 2019. Intel\u00ae Stratix\u00ae 10 MX Devices with Samsung* HBM2 Solve the Memory Bandwidth Challenge. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01264-stratix10mx-devices-solve-memory-bandwidth-challenge.pdf. (Accessed on 02\/17\/2020).  Lance Brown Manish Deo Jeffrey Schulz. 2019. Intel\u00ae Stratix\u00ae 10 MX Devices with Samsung * HBM2 Solve the Memory Bandwidth Challenge. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01264-stratix10mx-devices-solve-memory-bandwidth-challenge.pdf. (Accessed on 02\/17\/2020)."},{"key":"e_1_3_2_1_16_1","volume-title":"Darren Zacher and Brandon Day","author":"Mike Wissolik Anthony Torza","year":"2019","unstructured":"Anthony Torza Mike Wissolik , Darren Zacher and Brandon Day . 2019 . Virtex UltraScale+ HBM FPGA : A Revolutionary Increase in Memory Performance (WP485). https:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp485-hbm.pdf. (Accessed on 02\/17\/2020). Anthony Torza Mike Wissolik, Darren Zacher and Brandon Day. 2019. Virtex UltraScale+ HBM FPGA: A Revolutionary Increase in Memory Performance (WP485). https:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp485-hbm.pdf. (Accessed on 02\/17\/2020)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.21"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2010.216"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Jens Teubner and Louis Woods. 2013. Data Processing on FPGAs. In Data Processing on FPGAs.  Jens Teubner and Louis Woods. 2013. Data Processing on FPGAs. In Data Processing on FPGAs.","DOI":"10.1007\/978-3-031-01849-7"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2822862"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577329"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.905281"}],"event":{"name":"SIGMOD\/PODS '20: International Conference on Management of Data","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"],"location":"Portland Oregon","acronym":"SIGMOD\/PODS '20"},"container-title":["Proceedings of the 16th International Workshop on Data Management on New Hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3399666.3399897","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3399666.3399897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:32Z","timestamp":1750199612000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3399666.3399897"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,14]]},"references-count":23,"alternative-id":["10.1145\/3399666.3399897","10.1145\/3399666"],"URL":"https:\/\/doi.org\/10.1145\/3399666.3399897","relation":{},"subject":[],"published":{"date-parts":[[2020,6,14]]},"assertion":[{"value":"2020-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}