{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T02:11:46Z","timestamp":1784167906930,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,14]],"date-time":"2020-06-14T00:00:00Z","timestamp":1592092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100011199","name":"European Research Council","doi-asserted-by":"publisher","award":["725286"],"award-info":[{"award-number":["725286"]}],"id":[{"id":"10.13039\/100011199","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,15]]},"DOI":"10.1145\/3399666.3399908","type":"proceedings-article","created":{"date-parts":[[2020,6,4]],"date-time":"2020-06-04T02:55:40Z","timestamp":1591239340000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Scalable and robust latches for database systems"],"prefix":"10.1145","author":[{"given":"Jan","family":"B\u00f6ttcher","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t M\u00fcnchen"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Viktor","family":"Leis","sequence":"additional","affiliation":[{"name":"Friedrich-Schiller-Universit\u00e4t Jena"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jana","family":"Giceva","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t M\u00fcnchen"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Neumann","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t M\u00fcnchen"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alfons","family":"Kemper","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t M\u00fcnchen"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3183713.3196896"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.14778\/3364324.3364328"},{"key":"e_1_3_2_1_3_1","unstructured":"Sang Kyun Cha Sangyong Hwang Kihong Kim and Keunjoo Kwon. 2001. Cache-Conscious Concurrency Control of Main-Memory Indexes on Shared-Memory Multiprocessor Systems. In VLDB.  Sang Kyun Cha Sangyong Hwang Kihong Kim and Keunjoo Kwon. 2001. Cache-Conscious Concurrency Control of Main-Memory Indexes on Shared-Memory Multiprocessor Systems. In VLDB."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522714"},{"key":"e_1_3_2_1_5_1","unstructured":"Jose M. Faleiro and Daniel J. Abadi. 2017. Latch-free Synchronization in Database Systems: Silver Bullet or Fool's Gold?. In CIDR.  Jose M. Faleiro and Daniel J. Abadi. 2017. Latch-free Synchronization in Database Systems: Silver Bullet or Fool's Gold?. In CIDR."},{"key":"e_1_3_2_1_6_1","volume-title":"USENIX ATC 16","author":"Falsafi Babak"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806907.1806908"},{"key":"e_1_3_2_1_8_1","unstructured":"Intel. 2019. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/software.intel.com\/sites\/default\/files\/managed\/9e\/bc\/64-ia-32-architectures-optimization-manual.pdf.  Intel. 2019. Intel \u00ae 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/software.intel.com\/sites\/default\/files\/managed\/9e\/bc\/64-ia-32-architectures-optimization-manual.pdf."},{"key":"e_1_3_2_1_9_1","unstructured":"Intel. 2019. Speculative locking (Transactional Lock Elision). https:\/\/software.intel.com\/en-us\/node\/506266.  Intel. 2019. Speculative locking (Transactional Lock Elision). https:\/\/software.intel.com\/en-us\/node\/506266."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel. 2020. Intel\u00ae VTuneTM Profiler User Guide. Chapter CPU Metrics Reference.  Intel. 2020. Intel \u00ae VTune TM Profiler User Guide. Chapter CPU Metrics Reference."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Alfons Kemper and Thomas Neumann. 2011. HyPer: A Hybrid OLTP&OLAP Main Memory Database System based on Virtual Memory Snapshots. In ICDE.  Alfons Kemper and Thomas Neumann. 2011. HyPer: A Hybrid OLTP&OLAP Main Memory Database System based on Virtual Memory Snapshots. In ICDE.","DOI":"10.1109\/ICDE.2011.5767867"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3283811"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.21"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Per-\u00c5ke Larson Spyros Blanas Cristian Diaconu Craig Freedman Jignesh M Patel and Mike Zwilling. 2011. High-performance concurrency control mechanisms for main-memory databases. PVLDB 5 4 (2011).  Per-\u00c5ke Larson Spyros Blanas Cristian Diaconu Craig Freedman Jignesh M Patel and Mike Zwilling. 2011. High-performance concurrency control mechanisms for main-memory databases. PVLDB 5 4 (2011).","DOI":"10.14778\/2095686.2095689"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Viktor Leis Michael Haubenschild Alfons Kemper and Thomas Neumann. 2018. LeanStore: In-Memory Data Management beyond Main Memory. In ICDE. 185--196.  Viktor Leis Michael Haubenschild Alfons Kemper and Thomas Neumann. 2018. LeanStore: In-Memory Data Management beyond Main Memory. In ICDE. 185--196.","DOI":"10.1109\/ICDE.2018.00026"},{"key":"e_1_3_2_1_16_1","unstructured":"Viktor Leis Michael Haubenschild and Thomas Neumann. 2019. Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method. IEEE Data Eng. Bull. 42 1 (2019). http:\/\/sites.computer.org\/debull\/A19mar\/p73.pdf  Viktor Leis Michael Haubenschild and Thomas Neumann. 2019. Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method. IEEE Data Eng. Bull. 42 1 (2019). http:\/\/sites.computer.org\/debull\/A19mar\/p73.pdf"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2013.6544812"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Viktor Leis Alfons Kemper and Thomas Neumann. 2014. Exploiting hardware transactional memory in main-memory databases. In ICDE. 580--591.  Viktor Leis Alfons Kemper and Thomas Neumann. 2014. Exploiting hardware transactional memory in main-memory databases. In ICDE. 580--591.","DOI":"10.1109\/ICDE.2014.6816683"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2015.2411272"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Viktor Leis Florian Scheibner Alfons Kemper and Thomas Neumann. 2016. The ART of practical synchronization. In DaMoN.  Viktor Leis Florian Scheibner Alfons Kemper and Thomas Neumann. 2016. The ART of practical synchronization. In DaMoN.","DOI":"10.1145\/2933349.2933352"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Darko Makreshanski Justin J. Levandoski and Ryan Stutsman. 2015. To Lock Swap or Elide: On the Interplay of Hardware Transactional Memory and Lock-Free Indexing. PVLDB 8 11 (2015).  Darko Makreshanski Justin J. Levandoski and Ryan Stutsman. 2015. To Lock Swap or Elide: On the Interplay of Hardware Transactional Memory and Lock-Free Indexing. PVLDB 8 11 (2015).","DOI":"10.14778\/2809974.2809990"},{"key":"e_1_3_2_1_22_1","unstructured":"Berenice Mann. 2019. New Technologies for the Arm A-Profile Architecture. https:\/\/community.arm.com\/developer\/ip-products\/processors\/b\/processors-ip-blog\/posts\/new-technologies-for-the-arm-a-profile-architecture.  Berenice Mann. 2019. New Technologies for the Arm A-Profile Architecture. https:\/\/community.arm.com\/developer\/ip-products\/processors\/b\/processors-ip-blog\/posts\/new-technologies-for-the-arm-a-profile-architecture."},{"key":"e_1_3_2_1_23_1","unstructured":"Linux Programmer's Manual. 2020. futex - fast user-space locking. http:\/\/man7.org\/linux\/man-pages\/man2\/futex.2.html.  Linux Programmer's Manual. 2020. futex - fast user-space locking. http:\/\/man7.org\/linux\/man-pages\/man2\/futex.2.html."},{"key":"e_1_3_2_1_24_1","unstructured":"Yandong Mao Eddie Kohler and Robert Tappan Morris. 2012. Cache craftiness for fast multicore key-value storage.. In EuroSys.  Yandong Mao Eddie Kohler and Robert Tappan Morris. 2012. Cache craftiness for fast multicore key-value storage.. In EuroSys."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.14778\/2002938.2002940"},{"key":"e_1_3_2_1_27_1","unstructured":"Thomas Neumann and Michael J. Freitag. 2020. Umbra: A Disk-Based System with In-Memory Performance. In CIDR. http:\/\/cidrdb.org\/cidr2020\/papers\/p29-neumann-cidr20.pdf  Thomas Neumann and Michael J. Freitag. 2020. Umbra: A Disk-Based System with In-Memory Performance. In CIDR. http:\/\/cidrdb.org\/cidr2020\/papers\/p29-neumann-cidr20.pdf"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915251"},{"key":"e_1_3_2_1_29_1","unstructured":"Filip Pizlo. 2016. Locking in WebKit. https:\/\/webkit.org\/blog\/6161\/locking-in-webkit\/.  Filip Pizlo. 2016. Locking in WebKit. https:\/\/webkit.org\/blog\/6161\/locking-in-webkit\/."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.24"},{"key":"e_1_3_2_1_31_1","unstructured":"Linus Torvalds. 2020. No nuances just buggy code. https:\/\/www.realworldtech.com\/forum\/?threadid=189711&curpostid=189723.  Linus Torvalds. 2020. No nuances just buggy code. https:\/\/www.realworldtech.com\/forum\/?threadid=189711&curpostid=189723."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Ziqi Wang AndrewPavlo HyeontaekLim Viktor Leis Huanchen Zhang Michael Kaminsky and David G. Andersen. 2018. Building a Bw-Tree Takes More Than Just Buzz Words. In SIGMOD.  Ziqi Wang AndrewPavlo HyeontaekLim Viktor Leis Huanchen Zhang Michael Kaminsky and David G. Andersen. 2018. Building a Bw-Tree Takes More Than Just Buzz Words. In SIGMOD.","DOI":"10.1145\/3183713.3196895"}],"event":{"name":"SIGMOD\/PODS '20: International Conference on Management of Data","location":"Portland Oregon","acronym":"SIGMOD\/PODS '20","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"]},"container-title":["Proceedings of the 16th International Workshop on Data Management on New Hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3399666.3399908","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3399666.3399908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:32Z","timestamp":1750199612000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3399666.3399908"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,14]]},"references-count":32,"alternative-id":["10.1145\/3399666.3399908","10.1145\/3399666"],"URL":"https:\/\/doi.org\/10.1145\/3399666.3399908","relation":{},"subject":[],"published":{"date-parts":[[2020,6,14]]},"assertion":[{"value":"2020-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}