{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:24Z","timestamp":1750220724718,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,14]],"date-time":"2020-06-14T00:00:00Z","timestamp":1592092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DFG"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,15]]},"DOI":"10.1145\/3399666.3399932","type":"proceedings-article","created":{"date-parts":[[2020,6,4]],"date-time":"2020-06-04T02:55:40Z","timestamp":1591239340000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["FPGA-Accelerated compression of integer vectors"],"prefix":"10.1145","author":[{"given":"Mahmoud","family":"Mohsen","sequence":"first","affiliation":[{"name":"SAP SE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norman","family":"May","sequence":"additional","affiliation":[{"name":"SAP SE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"F\u00e4rber","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Broneske","sequence":"additional","affiliation":[{"name":"University of Magdeburg"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Daniel Abadi Samuel Madden and Miguel Ferreira. 2006. Integrating compression and execution in column-oriented database systems. In SIGMOD. 671--682.  Daniel Abadi Samuel Madden and Miguel Ferreira. 2006. Integrating compression and execution in column-oriented database systems. In SIGMOD. 671--682.","DOI":"10.1145\/1142473.1142548"},{"key":"e_1_3_2_1_2_1","unstructured":"Intel Corporation. 2020. Intel FPGA SDK for OpenCL Pro Edition: Programming Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/mwh1391807965224.html  Intel Corporation. 2020. Intel FPGA SDK for OpenCL Pro Edition: Programming Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/mwh1391807965224.html"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5441\/002\/edbt.2017.08"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3323991"},{"key":"e_1_3_2_1_5_1","volume-title":"Bala Gurumurthy, David Broneske, Gunter Saake, and Thilo Pionteck.","author":"Drewes Anna","year":"2020","unstructured":"Anna Drewes , Jan Moritz Joseph , Bala Gurumurthy, David Broneske, Gunter Saake, and Thilo Pionteck. 2020 . Optimising Operator Sets for Analytical Database Processing on FPGAs. In ARC. Springer , 30--44. Anna Drewes, Jan Moritz Joseph, Bala Gurumurthy, David Broneske, Gunter Saake, and Thilo Pionteck. 2020. Optimising Operator Sets for Analytical Database Processing on FPGAs. In ARC. Springer, 30--44."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.14778\/1920841.1920927"},{"key":"e_1_3_2_1_7_1","first-page":"28","article-title":"The SAP HANA Database - An Architecture Overview","volume":"35","author":"F\u00e4rber Franz","year":"2012","unstructured":"Franz F\u00e4rber , Norman May , Wolfgang Lehner , Philipp Gro\u00dfe , Ingo M\u00fcller , Hannes Rauhe , and Jonathan Dees . 2012 . The SAP HANA Database - An Architecture Overview . Data Eng. Bull. 35 , 1 (2012), 28 -- 33 . Franz F\u00e4rber, Norman May, Wolfgang Lehner, Philipp Gro\u00dfe, Ingo M\u00fcller, Hannes Rauhe, and Jonathan Dees. 2012. The SAP HANA Database - An Architecture Overview. Data Eng. Bull. 35, 1 (2012), 28--33.","journal-title":"Data Eng. Bull."},{"volume-title":"Compressing relations and indexes","author":"Goldstein Jonathan","key":"e_1_3_2_1_8_1","unstructured":"Jonathan Goldstein , Raghu Ramakrishnan , and Uri Shaft . 1998. Compressing relations and indexes . In ICDE. IEEE , 370--379. Jonathan Goldstein, Raghu Ramakrishnan, and Uri Shaft. 1998. Compressing relations and indexes. In ICDE. IEEE, 370--379."},{"key":"e_1_3_2_1_9_1","unstructured":"Robert J Halstead Ildar Absalyamov Walid A Najjar and Vassilis J Tsotras. 2015. FPGA-based Multithreading for In-Memory Hash Joins.. In CIDR.  Robert J Halstead Ildar Absalyamov Walid A Najjar and Vassilis J Tsotras. 2015. FPGA-based Multithreading for In-Memory Hash Joins.. In CIDR."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00101"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.14778\/2021017.2021023"},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"Decoding billions of integers per second through vectorization","volume":"45","author":"Lemire Daniel","year":"2015","unstructured":"Daniel Lemire and Leonid Boytsov . 2015 . Decoding billions of integers per second through vectorization . SPE 45 , 1 (2015), 1 -- 29 . Daniel Lemire and Leonid Boytsov. 2015. Decoding billions of integers per second through vectorization. SPE 45, 1 (2015), 1--29.","journal-title":"SPE"},{"volume-title":"Speeding up queries in column stores","author":"Lemke Christian","key":"e_1_3_2_1_13_1","unstructured":"Christian Lemke , Kai-Uwe Sattler , Franz F\u00e4rber , and Alexander Zeier . 2010. Speeding up queries in column stores . In DaWaK. Springer , 117--129. Christian Lemke, Kai-Uwe Sattler, Franz F\u00e4rber, and Alexander Zeier. 2010. Speeding up queries in column stores. In DaWaK. Springer, 117--129."},{"key":"e_1_3_2_1_14_1","unstructured":"Yinan Li and Jignesh M Patel. 2013. BitWeaving: fast scans for main memory data processing. In SIGMOD. 289--300.  Yinan Li and Jignesh M Patel. 2013. BitWeaving: fast scans for main memory data processing. In SIGMOD. 289--300."},{"key":"e_1_3_2_1_15_1","unstructured":"Nusrat Jahan Lisa Annett Ungeth\u00fcm Dirk Habich Wolfgang Lehner Tuan D. A. Nguyen and Akash Kumar. 2018. Column Scan Acceleration in Hybrid CPU-FPGA Systems. In ADMS. 22--33.  Nusrat Jahan Lisa Annett Ungeth\u00fcm Dirk Habich Wolfgang Lehner Tuan D. A. Nguyen and Akash Kumar. 2018. Column Scan Acceleration in Hybrid CPU-FPGA Systems. In ADMS. 22--33."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357384.3358067"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/163090.163096"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3076113.3076122"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Benjamin Schlegel Rainer Gemulla and Wolfgang Lehner. 2010. Fast integer compression using SIMD instructions. In DaMoN. 34--40.  Benjamin Schlegel Rainer Gemulla and Wolfgang Lehner. 2010. Fast integer compression using SIMD instructions. In DaMoN. 34--40.","DOI":"10.1145\/1869389.1869394"},{"volume-title":"Data processing on FPGAs","author":"Teubner Jens","key":"e_1_3_2_1_20_1","unstructured":"Jens Teubner and Louis Woods . 2013. Data processing on FPGAs . Morgan & Claypool Publishers . Jens Teubner and Louis Woods. 2013. Data processing on FPGAs. Morgan & Claypool Publishers."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3329785.3329923"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2735629"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174248"},{"volume-title":"Super-scalar RAM-CPU cache compression","author":"Zukowski Marcin","key":"e_1_3_2_1_24_1","unstructured":"Marcin Zukowski , Sandor Heman , Niels Nes , and Peter Boncz . 2006. Super-scalar RAM-CPU cache compression . In ICDE. IEEE , 59--59. Marcin Zukowski, Sandor Heman, Niels Nes, and Peter Boncz. 2006. Super-scalar RAM-CPU cache compression. In ICDE. IEEE, 59--59."}],"event":{"name":"SIGMOD\/PODS '20: International Conference on Management of Data","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"],"location":"Portland Oregon","acronym":"SIGMOD\/PODS '20"},"container-title":["Proceedings of the 16th International Workshop on Data Management on New Hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3399666.3399932","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3399666.3399932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:13Z","timestamp":1750199893000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3399666.3399932"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,14]]},"references-count":24,"alternative-id":["10.1145\/3399666.3399932","10.1145\/3399666"],"URL":"https:\/\/doi.org\/10.1145\/3399666.3399932","relation":{},"subject":[],"published":{"date-parts":[[2020,6,14]]},"assertion":[{"value":"2020-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}