{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:13Z","timestamp":1750220593939,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,10,13]],"date-time":"2020-10-13T00:00:00Z","timestamp":1602547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,10,13]]},"DOI":"10.1145\/3400286.3418230","type":"proceedings-article","created":{"date-parts":[[2020,11,25]],"date-time":"2020-11-25T16:46:55Z","timestamp":1606322815000},"page":"207-212","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Cache Contention-aware Run-time Scheduling for Power-constrained Asymmetric Multicore Processors"],"prefix":"10.1145","author":[{"given":"Jian-He","family":"Liao","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He-Ru","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya-Shu","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,11,25]]},"reference":[{"volume-title":"NAS Parallel Benchmarks. https:\/\/www.nas.nasa.gov\/publications\/npb.html.","year":"1991","unstructured":"1991. NASA Advanced Supercomputing Division , NAS Parallel Benchmarks. https:\/\/www.nas.nasa.gov\/publications\/npb.html. ( 1991 ). 1991. NASA Advanced Supercomputing Division, NAS Parallel Benchmarks. https:\/\/www.nas.nasa.gov\/publications\/npb.html. (1991).","key":"e_1_3_2_1_1_1"},{"unstructured":"2011. big-LITTLE Technology: The Future of Mobile. https:\/\/web.archive.org\/web\/20120417183714\/http:\/\/www.arm.com\/files\/downloads\/big.LITTLE_Final.pdf. (2011).  2011. big-LITTLE Technology: The Future of Mobile. https:\/\/web.archive.org\/web\/20120417183714\/http:\/\/www.arm.com\/files\/downloads\/big.LITTLE_Final.pdf. (2011).","key":"e_1_3_2_1_2_1"},{"unstructured":"2015. Odroid XU4 board. https:\/\/wiki.odroid.com\/odroid-xu4\/odroid-xu4. (2015).  2015. Odroid XU4 board. https:\/\/wiki.odroid.com\/odroid-xu4\/odroid-xu4. (2015).","key":"e_1_3_2_1_3_1"},{"unstructured":"2020. PERF EVENT OPEN. http:\/\/man7.org\/linux\/man-pages\/man2\/perf_event_open-2.html. (2020).  2020. PERF EVENT OPEN. http:\/\/man7.org\/linux\/man-pages\/man2\/perf_event_open-2.html. (2020).","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_6_1","volume-title":"proceedings of the International Conference on Supercomputing. ACM, 329--338","author":"Chronaki Kallia","year":"2015","unstructured":"Kallia Chronaki , Alejandro Rico , Rosa M Badia , Eduard Ayguad\u00e9 , Jes\u00fas Labarta , and Mateo Valero . 2015 . Criticality-aware dynamic task scheduling for heterogeneous architectures . In proceedings of the International Conference on Supercomputing. ACM, 329--338 . Kallia Chronaki, Alejandro Rico, Rosa M Badia, Eduard Ayguad\u00e9, Jes\u00fas Labarta, and Mateo Valero. 2015. Criticality-aware dynamic task scheduling for heterogeneous architectures. In proceedings of the International Conference on Supercomputing. ACM, 329--338."},{"key":"e_1_3_2_1_7_1","volume-title":"proceedings of the International Conference on Parallel and Distributed Systems (ICPADS). IEEE, 742--751","author":"Fan Xiaokang","year":"2015","unstructured":"Xiaokang Fan , Yulei Sui , and Jingling Xue . 2015 . Contention-aware scheduling for asymmetric multicore processors . In proceedings of the International Conference on Parallel and Distributed Systems (ICPADS). IEEE, 742--751 . Xiaokang Fan, Yulei Sui, and Jingling Xue. 2015. Contention-aware scheduling for asymmetric multicore processors. In proceedings of the International Conference on Parallel and Distributed Systems (ICPADS). IEEE, 742--751."},{"key":"e_1_3_2_1_8_1","volume-title":"LFOC: A Lightweight Fairness-Oriented Cache Clustering Policy for Commodity Multicores. In proceedings of the International Conference on Parallel Processing. ACM.","author":"Garcia-Garcia Adrian","year":"2019","unstructured":"Adrian Garcia-Garcia , Juan Carlos Saez , Fernando Castro , and Manuel Prieto-Matias . 2019 . LFOC: A Lightweight Fairness-Oriented Cache Clustering Policy for Commodity Multicores. In proceedings of the International Conference on Parallel Processing. ACM. Adrian Garcia-Garcia, Juan Carlos Saez, Fernando Castro, and Manuel Prieto-Matias. 2019. LFOC: A Lightweight Fairness-Oriented Cache Clustering Policy for Commodity Multicores. In proceedings of the International Conference on Parallel Processing. ACM."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/2508148.2485936"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1109\/TC.2016.2595560","article-title":"Power density-aware resource management for heterogeneous tiled multicores","volume":"66","author":"Khdr Heba","year":"2016","unstructured":"Heba Khdr , Santiago Pagani , Ericles Sousa , Vahid Lari , Anuj Pathania , Frank Hannig , Muhammad Shafique , J\u00fcrgen Teich , and J\u00f6rg Henkel . 2016 . Power density-aware resource management for heterogeneous tiled multicores . IEEE Trans. Comput. 66 , 3 (2016), 488 -- 501 . Heba Khdr, Santiago Pagani, Ericles Sousa, Vahid Lari, Anuj Pathania, Frank Hannig, Muhammad Shafique, J\u00fcrgen Teich, and J\u00f6rg Henkel. 2016. Power density-aware resource management for heterogeneous tiled multicores. IEEE Trans. Comput. 66, 3 (2016), 488--501.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_11_1","volume-title":"proceedings of the International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE, 60--69","author":"Kim Myungsun","year":"2015","unstructured":"Myungsun Kim , Soonhyun Noh , Sungju Huh , and Seongsoo Hong . 2015 . Fair-share scheduling for performance-asymmetric multicore architecture via scaled virtual runtime . In proceedings of the International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE, 60--69 . Myungsun Kim, Soonhyun Noh, Sungju Huh, and Seongsoo Hong. 2015. Fair-share scheduling for performance-asymmetric multicore architecture via scaled virtual runtime. In proceedings of the International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE, 60--69."},{"key":"e_1_3_2_1_12_1","volume-title":"proceedings of the International Symposium on High-Performance Comp Architecture. IEEE, 1--12","author":"Lee Jaekyu","year":"2012","unstructured":"Jaekyu Lee and Hyesoon Kim . 2012 . TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture . In proceedings of the International Symposium on High-Performance Comp Architecture. IEEE, 1--12 . Jaekyu Lee and Hyesoon Kim. 2012. TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture. In proceedings of the International Symposium on High-Performance Comp Architecture. IEEE, 1--12."},{"key":"e_1_3_2_1_13_1","volume-title":"Time-sensitivity-aware shared cache architecture for multi-core embedded systems","author":"Lee Myoungjun","year":"2019","unstructured":"Myoungjun Lee and Soontae Kim . 2019. Time-sensitivity-aware shared cache architecture for multi-core embedded systems . Springer The Journal of Supercomputing ( 2019 ), 1--31. Myoungjun Lee and Soontae Kim. 2019. Time-sensitivity-aware shared cache architecture for multi-core embedded systems. Springer The Journal of Supercomputing (2019), 1--31."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1016\/j.future.2015.09.018"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/ISLPED.2015.7273521"},{"key":"e_1_3_2_1_16_1","first-page":"133","article-title":"Using criticality of GPU accesses in memory management for CPU-GPU heterogeneous multi-core processors","volume":"16","author":"Rai Siddharth","year":"2017","unstructured":"Siddharth Rai and Mainak Chaudhuri . 2017 . Using criticality of GPU accesses in memory management for CPU-GPU heterogeneous multi-core processors . ACM Transactions on Embedded Computing Systems (TECS) 16 , 5s (2017), 133 . Siddharth Rai and Mainak Chaudhuri. 2017. Using criticality of GPU accesses in memory management for CPU-GPU heterogeneous multi-core processors. ACM Transactions on Embedded Computing Systems (TECS) 16, 5s (2017), 133.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"e_1_3_2_1_17_1","volume-title":"Pareto-Optimal Power-and Cache-Aware Task Mapping for Many-Cores with Distributed Shared Last-Level Cache. In proceedings of the International Symposium on Low Power Electronics and Design. ACM.","author":"Rapp Martin","year":"2018","unstructured":"Martin Rapp , Anuj Pathania , and J\u00f6rg Henkel . 2018 . Pareto-Optimal Power-and Cache-Aware Task Mapping for Many-Cores with Distributed Shared Last-Level Cache. In proceedings of the International Symposium on Low Power Electronics and Design. ACM. Martin Rapp, Anuj Pathania, and J\u00f6rg Henkel. 2018. Pareto-Optimal Power-and Cache-Aware Task Mapping for Many-Cores with Distributed Shared Last-Level Cache. In proceedings of the International Symposium on Low Power Electronics and Design. ACM."},{"doi-asserted-by":"crossref","unstructured":"Srboljub Stepanovic Georgios Georgakarakos Simon Holmbacka and Johan Lilius. 2018. Quantifying the Interaction Between Structural Properties of Software and Hardware in the ARM Big. LITTLE Architecture. In proceedings of the Euromicro International Conference on Parallel Distributed and Network-based Processing (PDP). IEEE 138--144.  Srboljub Stepanovic Georgios Georgakarakos Simon Holmbacka and Johan Lilius. 2018. Quantifying the Interaction Between Structural Properties of Software and Hardware in the ARM Big. LITTLE Architecture. In proceedings of the Euromicro International Conference on Parallel Distributed and Network-based Processing (PDP). IEEE 138--144.","key":"e_1_3_2_1_18_1","DOI":"10.1109\/PDP2018.2018.00027"},{"key":"e_1_3_2_1_19_1","volume-title":"proceedings of the Asia and South Pacific Design Automation Conference. IEEE, 618--623","author":"Tan Cheng","year":"2015","unstructured":"Cheng Tan , Thannirmalai Somu Muthukaruppan , Tulika Mitra , and Lei Ju . 2015 . Approximation-aware scheduling on heterogeneous multi-core architectures . In proceedings of the Asia and South Pacific Design Automation Conference. IEEE, 618--623 . Cheng Tan, Thannirmalai Somu Muthukaruppan, Tulika Mitra, and Lei Ju. 2015. Approximation-aware scheduling on heterogeneous multi-core architectures. In proceedings of the Asia and South Pacific Design Automation Conference. IEEE, 618--623."},{"key":"e_1_3_2_1_20_1","volume-title":"proceedings of the Annual Design Automation Conference. ACM.","author":"Wang Po-Han","year":"2016","unstructured":"Po-Han Wang , Cheng-Hsuan Li , and Chia-Lin Yang . 2016 . Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture . In proceedings of the Annual Design Automation Conference. ACM. Po-Han Wang, Cheng-Hsuan Li, and Chia-Lin Yang. 2016. Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture. In proceedings of the Annual Design Automation Conference. ACM."},{"key":"e_1_3_2_1_21_1","volume-title":"proceedings of the Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 55--64","author":"Yun Heechul","year":"2013","unstructured":"Heechul Yun , Gang Yao , Rodolfo Pellizzoni , Marco Caccamo , and Lui Sha . 2013 . Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms . In proceedings of the Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 55--64 . Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo, and Lui Sha. 2013. Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In proceedings of the Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 55--64."},{"key":"e_1_3_2_1_22_1","volume-title":"Modelling the Energy Consumption of Soft Real-Time Tasks on Heterogeneous Computing Architectures. In proceedings of the Energy Efficiency with Heterogenous Computing.","author":"Zahaf Houssam Eddine","year":"2016","unstructured":"Houssam Eddine Zahaf , Richard Olejnik , Giuseppe Lipari , and Abou El Hassen Benyamina . 2016 . Modelling the Energy Consumption of Soft Real-Time Tasks on Heterogeneous Computing Architectures. In proceedings of the Energy Efficiency with Heterogenous Computing. Houssam Eddine Zahaf, Richard Olejnik, Giuseppe Lipari, and Abou El Hassen Benyamina. 2016. Modelling the Energy Consumption of Soft Real-Time Tasks on Heterogeneous Computing Architectures. In proceedings of the Energy Efficiency with Heterogenous Computing."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/JSYST.2015.2464153"}],"event":{"sponsor":["SIGAPP ACM Special Interest Group on Applied Computing"],"acronym":"RACS '20","name":"RACS '20: International Conference on Research in Adaptive and Convergent Systems","location":"Gwangju Republic of Korea"},"container-title":["Proceedings of the International Conference on Research in Adaptive and Convergent Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400286.3418230","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400286.3418230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:50Z","timestamp":1750195910000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400286.3418230"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,13]]},"references-count":22,"alternative-id":["10.1145\/3400286.3418230","10.1145\/3400286"],"URL":"https:\/\/doi.org\/10.1145\/3400286.3418230","relation":{},"subject":[],"published":{"date-parts":[[2020,10,13]]},"assertion":[{"value":"2020-11-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}