{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:39:48Z","timestamp":1781836788972,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415609","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:16:38Z","timestamp":1608254198000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":53,"title":["DNNExplorer"],"prefix":"10.1145","author":[{"given":"Xiaofan","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanchen","family":"Ye","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junsong","family":"Wang","sequence":"additional","affiliation":[{"name":"Easy-visible"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yonghua","family":"Lin","sequence":"additional","affiliation":[{"name":"Easy-visible"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinjun","family":"Xiong","sequence":"additional","affiliation":[{"name":"IBM Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wen-mei","family":"Hwu","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of International Conference on Computer-Aided Design (ICCAD)","author":"Xiaofan","year":"2018","unstructured":"Xiaofan Zhang et al. DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs . In Proceedings of International Conference on Computer-Aided Design (ICCAD) , 2018 . Xiaofan Zhang et al. DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs. In Proceedings of International Conference on Computer-Aided Design (ICCAD), 2018."},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the Design Automation Conference (DAC)","author":"Hanchen","year":"2020","unstructured":"Hanchen Ye et al. HybridDNN: A framework for high-performance hybrid DNN accelerator design and implementation . In Proceedings of the Design Automation Conference (DAC) , 2020 . Hanchen Ye et al. HybridDNN: A framework for high-performance hybrid DNN accelerator design and implementation. In Proceedings of the Design Automation Conference (DAC), 2020."},{"key":"e_1_3_2_1_3_1","volume-title":"Zynq dpu v3.1","year":"2019","unstructured":"Xilinx. Zynq dpu v3.1 , 2019 . Accessed : 2020-5-23. Xilinx. Zynq dpu v3.1, 2019. Accessed: 2020-5-23."},{"key":"e_1_3_2_1_4_1","volume-title":"Advances in neural information processing systems","author":"Krizhevsky Alex","year":"2012","unstructured":"Alex Krizhevsky , Ilya Sutskever , and Geoffrey E Hinton . Imagenet classification with deep convolutional neural networks . In Advances in neural information processing systems , 2012 . Alex Krizhevsky, Ilya Sutskever, and Geoffrey E Hinton. Imagenet classification with deep convolutional neural networks. In Advances in neural information processing systems, 2012."},{"key":"e_1_3_2_1_5_1","volume-title":"Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556","author":"Simonyan Karen","year":"2014","unstructured":"Karen Simonyan and Andrew Zisserman . Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 , 2014 . Karen Simonyan and Andrew Zisserman. Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556, 2014."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR)","author":"Christian","year":"2015","unstructured":"Christian Szegedy et al. Going deeper with convolutions . In Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR) , 2015 . Christian Szegedy et al. Going deeper with convolutions. In Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR), 2015."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR)","author":"Kaiming","year":"2016","unstructured":"Kaiming He et al. Deep residual learning for image recognition . In Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR) , 2016 . Kaiming He et al. Deep residual learning for image recognition. In Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR), 2016."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR)","author":"Joseph","year":"2016","unstructured":"Joseph Redmon et al. You only look once: Unified, real-time object detection . In Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR) , 2016 . Joseph Redmon et al. You only look once: Unified, real-time object detection. In Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR), 2016."},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR)","author":"Barret","year":"2018","unstructured":"Barret Zoph et al. Learning transferable architectures for scalable image recognition . In Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR) , 2018 . Barret Zoph et al. Learning transferable architectures for scalable image recognition. In Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR), 2018."},{"key":"e_1_3_2_1_10_1","volume-title":"AAAI conference on Artificial Intelligence (AAAI)","author":"Esteban","year":"2019","unstructured":"Esteban Real et al. Regularized evolution for image classifier architecture search . In AAAI conference on Artificial Intelligence (AAAI) , 2019 . Esteban Real et al. Regularized evolution for image classifier architecture search. In AAAI conference on Artificial Intelligence (AAAI), 2019."},{"key":"e_1_3_2_1_11_1","volume-title":"Conference on Machine Learning and Systems (MLSys)","author":"Xiaofan","year":"2020","unstructured":"Xiaofan Zhang et al. SkyNet: a hardware-efficient method for object detection and tracking on embedded systems . In Conference on Machine Learning and Systems (MLSys) , 2020 . Xiaofan Zhang et al. SkyNet: a hardware-efficient method for object detection and tracking on embedded systems. In Conference on Machine Learning and Systems (MLSys), 2020."},{"key":"e_1_3_2_1_12_1","volume-title":"NVIDIA Jetson AGX Xavier delivers 32 teraops for new era of AI in robotics. NVIDIA Accelerated Computing| Parallel For all","author":"Franklin Dustin","year":"2018","unstructured":"Dustin Franklin . NVIDIA Jetson AGX Xavier delivers 32 teraops for new era of AI in robotics. NVIDIA Accelerated Computing| Parallel For all , 2018 . Dustin Franklin. NVIDIA Jetson AGX Xavier delivers 32 teraops for new era of AI in robotics. NVIDIA Accelerated Computing| Parallel For all, 2018."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of International Symposium on Computer Architecture (ISCA)","author":"Norman","year":"2017","unstructured":"Norman P Jouppi et al. In-datacenter performance analysis of a tensor processing unit . In Proceedings of International Symposium on Computer Architecture (ISCA) , 2017 . Norman P Jouppi et al. In-datacenter performance analysis of a tensor processing unit. In Proceedings of International Symposium on Computer Architecture (ISCA), 2017."},{"key":"e_1_3_2_1_14_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC)","author":"Yu-Hsin","year":"2016","unstructured":"Yu-Hsin Chen et al. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks . In IEEE International Solid-State Circuits Conference (ISSCC) , 2016 . Yu-Hsin Chen et al. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks. In IEEE International Solid-State Circuits Conference (ISSCC), 2016."},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Chen","year":"2015","unstructured":"Chen Zhang et al. Optimizing FPGA-based accelerator design for deep convolutional neural networks . In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA) , 2015 . Chen Zhang et al. Optimizing FPGA-based accelerator design for deep convolutional neural networks. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA), 2015."},{"key":"e_1_3_2_1_16_1","volume-title":"AutoDNNchip: An automated DNN chip predictor and builder for both FPGAs and ASICs","author":"Pengfei Xu","year":"2020","unstructured":"Pengfei Xu et al. AutoDNNchip: An automated DNN chip predictor and builder for both FPGAs and ASICs . 2020 . Pengfei Xu et al. AutoDNNchip: An automated DNN chip predictor and builder for both FPGAs and ASICs. 2020."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Jiantao","year":"2016","unstructured":"Jiantao Qiu et al. Going deeper with embedded FPGA platform for convolutional neural network . In Proceedings of International Symposium on Field-Programmable Gate Arrays (FPGA) , 2016 . Jiantao Qiu et al. Going deeper with embedded FPGA platform for convolutional neural network. In Proceedings of International Symposium on Field-Programmable Gate Arrays (FPGA), 2016."},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)","author":"Xiaofan","year":"2017","unstructured":"Xiaofan Zhang et al. High-performance video content recognition with long-term recurrent convolutional network for FPGA . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL) , 2017 . Xiaofan Zhang et al. High-performance video content recognition with long-term recurrent convolutional network for FPGA. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), 2017."},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of International Conference on Computer-Aided Design (ICCAD)","author":"Xiaofan","year":"2017","unstructured":"Xiaofan Zhang et al. Machine learning on FPGAs to face the IoT revolution . In Proceedings of International Conference on Computer-Aided Design (ICCAD) , 2017 . Xiaofan Zhang et al. Machine learning on FPGAs to face the IoT revolution. In Proceedings of International Conference on Computer-Aided Design (ICCAD), 2017."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021698"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the Design Automation Conference (DAC)","author":"Cong","year":"2019","unstructured":"Cong Hao et al. FPGA\/DNN co-design: An efficient design methodology for IoT intelligence on the edge . In Proceedings of the Design Automation Conference (DAC) , 2019 . Cong Hao et al. FPGA\/DNN co-design: An efficient design methodology for IoT intelligence on the edge. In Proceedings of the Design Automation Conference (DAC), 2019."},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)","author":"Huimin","year":"2016","unstructured":"Huimin Li et al. A high performance fpga-based accelerator for large-scale convolutional neural networks . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL) , 2016 . Huimin Li et al. A high performance fpga-based accelerator for large-scale convolutional neural networks. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), 2016."},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD)","author":"Xuechao","year":"2018","unstructured":"Xuechao Wei et al. TGPA: tile-grained pipeline architecture for low latency cnn inference . In Proceedings of the International Conference on Computer-Aided Design (ICCAD) , 2018 . Xuechao Wei et al. TGPA: tile-grained pipeline architecture for low latency cnn inference. In Proceedings of the International Conference on Computer-Aided Design (ICCAD), 2018."},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Ritchie","year":"2017","unstructured":"Ritchie Zhao et al. Accelerating binarized convolutional neural networks with software-programmable FPGAs . In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA) , 2017 . Ritchie Zhao et al. Accelerating binarized convolutional neural networks with software-programmable FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA), 2017."},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)","author":"Junsong","year":"2018","unstructured":"Junsong Wang et al. Design flow of accelerating hybrid extremely low bit-width neural network in embedded FPGA . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL) , 2018 . Junsong Wang et al. Design flow of accelerating hybrid extremely low bit-width neural network in embedded FPGA. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), 2018."},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the Design Automation Conference (DAC)","author":"Qingcheng","year":"2017","unstructured":"Qingcheng Xiao et al. Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on fpgas . In Proceedings of the Design Automation Conference (DAC) , 2017 . Qingcheng Xiao et al. Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on fpgas. In Proceedings of the Design Automation Conference (DAC), 2017."},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI)","author":"Chuanhao","year":"2018","unstructured":"Chuanhao Zhuge et al. Face recognition with hybrid efficient convolution algorithms on FPGAs . In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI) , 2018 . Chuanhao Zhuge et al. Face recognition with hybrid efficient convolution algorithms on FPGAs. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI), 2018."},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Song","year":"2017","unstructured":"Song Han et al. ESE: Efficient speech recognition engine with sparse lstm on FPGA . In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA) , 2017 . Song Han et al. ESE: Efficient speech recognition engine with sparse lstm on FPGA. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA), 2017."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2785257"},{"key":"e_1_3_2_1_30_1","volume-title":"DAC","author":"X. Wei","year":"2017","unstructured":"X. Wei et al. Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs . In DAC , 2017 . X. Wei et al. Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs. In DAC, 2017."},{"key":"e_1_3_2_1_31_1","volume-title":"IEEE International Conference on ASIC","author":"Kyle","year":"2011","unstructured":"Kyle Rupnow et al. A study of high-level synthesis: Promises and challenges . In IEEE International Conference on ASIC , 2011 . Kyle Rupnow et al. A study of high-level synthesis: Promises and challenges. In IEEE International Conference on ASIC, 2011."},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Xinheng","year":"2016","unstructured":"Xinheng Liu et al. High level synthesis of complex applications: An h. 264 video decoder . In Proceedings of International Symposium on Field-Programmable Gate Arrays (FPGA) , 2016 . Xinheng Liu et al. High level synthesis of complex applications: An h. 264 video decoder. In Proceedings of International Symposium on Field-Programmable Gate Arrays (FPGA), 2016."},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"Yijin","year":"2017","unstructured":"Yijin Guan et al. Fp-dnn: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates . In Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM) , 2017 . Yijin Guan et al. Fp-dnn: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates. In Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2017."},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Qin","year":"2019","unstructured":"Qin Li et al. Implementing neural machine translation with bi-directional GRU and attention mechanism on FPGAs using HLS . In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC) , 2019 . Qin Li et al. Implementing neural machine translation with bi-directional GRU and attention mechanism on FPGAs using HLS. In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), 2019."},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Yao","year":"2019","unstructured":"Yao Chen et al. Cloud-DNN: An open framework for mapping DNN models to cloud FPGAs . In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA) , 2019 . Yao Chen et al. Cloud-DNN: An open framework for mapping DNN models to cloud FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA), 2019."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2928962"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415609","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:40Z","timestamp":1750195900000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415609"}},"subtitle":["a framework for modeling and exploring a novel paradigm of FPGA-based DNN accelerator"],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":36,"alternative-id":["10.1145\/3400302.3415609","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415609","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}