{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T15:30:08Z","timestamp":1775662208231,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Beijing Academy of Artificial Intelligence (BAAI)"},{"name":"Key Area R&D Program of Guangdong Province","award":["2018B030338001"],"award-info":[{"award-number":["2018B030338001"]}]},{"name":"Beijing Municipal Science and Technology Program","award":["Z201100004220007"],"award-info":[{"award-number":["Z201100004220007"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415617","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:17:48Z","timestamp":1608254268000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Dual-output LUT merging during FPGA technology mapping"],"prefix":"10.1145","author":[{"given":"Feng","family":"Wang","sequence":"first","affiliation":[{"name":"Peking University, Beijing, China"}]},{"given":"Liren","family":"Zhu","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"given":"Jiaxi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"given":"Lei","family":"Li","sequence":"additional","affiliation":[{"name":"Huawei Technologies Co., Ltd., Shenzhen, China"}]},{"given":"Yang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Huawei Technologies Co., Ltd., Shenzhen, China"}]},{"given":"Guojie","family":"Luo","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"I Altera. 2018. Intel Arria 10 Device Overview. (2018).  I Altera. 2018. Intel Arria 10 Device Overview. (2018)."},{"key":"e_1_3_2_1_2_1","volume-title":"Int'l Workshop on Logic & Synthesis (IWLS)","author":"Amar\u00fa Luca"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477457"},{"key":"e_1_3_2_1_4_1","volume-title":"Jie-Hong Roland Jiang, and Stephen Jang","author":"Brayton RK","year":"2007"},{"key":"e_1_3_2_1_5_1","volume-title":"Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Chen Deming"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Jeffrey Chromczak Mark Wheeler Charles Chiasson Dana How Martin Langhammer Tim Vanderhoek Grace Zgheib and Ilya Ganusov. 2020. Architectural Enhancements in Intel\u00ae Agilex\u2122 FPGAs. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). 140--149.  Jeffrey Chromczak Mark Wheeler Charles Chiasson Dana How Martin Langhammer Tim Vanderhoek Grace Zgheib and Ilya Ganusov. 2020. Architectural Enhancements in Intel\u00ae Agilex\u2122 FPGAs. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). 140--149.","DOI":"10.1145\/3373087.3375308"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.285741"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Jason Cong Chang Wu and Yuzheng Ding. 1999. Cut ranking and pruning: Enabling a general and efficient FPGA mapping solution. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). ACM 29--35.  Jason Cong Chang Wu and Yuzheng Ding. 1999. Cut ranking and pruning: Enabling a general and efficient FPGA mapping solution. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). ACM 29--35.","DOI":"10.1145\/296399.296425"},{"key":"e_1_3_2_1_9_1","volume-title":"Int'l Conf. on Field-Programmable Technology (FPT)","author":"Dickin David"},{"key":"e_1_3_2_1_10_1","volume-title":"trees, and flowers. Canadian Journal of mathematics 17","author":"Edmonds Jack","year":"1965"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Brian Gaide Dinesh Gaitonde Chirag Ravishankar and Trevor Bauer. 2019. Xilinx adaptive compute acceleration platform: VersalTM architecture. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). 84--93.  Brian Gaide Dinesh Gaitonde Chirag Ravishankar and Trevor Bauer. 2019. Xilinx adaptive compute acceleration platform: VersalTM architecture. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). 84--93.","DOI":"10.1145\/3289602.3293906"},{"key":"e_1_3_2_1_12_1","volume-title":"Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Huang Juinn-Dar"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Stephen Jang Billy Chan Kevin Chung and Alan Mishchenko. 2008. WireMap: FPGA technology mapping for improved routability. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). ACM 47--55.  Stephen Jang Billy Chan Kevin Chung and Alan Mishchenko. 2008. WireMap: FPGA technology mapping for improved routability. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). ACM 47--55.","DOI":"10.1145\/1344671.1344680"},{"key":"e_1_3_2_1_14_1","volume-title":"Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Lee Ju-Yueh"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419873"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.711307"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Gai Liu and Zhiru Zhang. 2017. A parallelized iterative improvement approach to area optimization for lut-based technology mapping. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). ACM 147--156.  Gai Liu and Zhiru Zhang. 2017. A parallelized iterative improvement approach to area optimization for lut-based technology mapping. In Int'l Symp. on Field-Programmable Gate Arrays (FPGA). ACM 147--156.","DOI":"10.1145\/3020078.3021735"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","volume-title":"KL-cut based digital circuit remapping","author":"Machado Lucas","DOI":"10.1109\/NORCHP.2012.6403106"},{"key":"e_1_3_2_1_19_1","volume-title":"Design, Automation, and Test in Europe (DATE)","author":"Martinello Osvaldo"},{"key":"e_1_3_2_1_20_1","volume-title":"Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Mishchenko Alan"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"e_1_3_2_1_22_1","volume-title":"Int'l Conf. on Computer-Aided Design (ICCAD)","author":"Mishchenko Alan"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123421"},{"key":"e_1_3_2_1_24_1","volume-title":"Opal Densmore, Jeffrey Goeders, Andrew Somerville, Kenneth B Kent, Peter Jamieson, and Jason Anderson.","author":"Rose Jonathan","year":"2012"},{"key":"e_1_3_2_1_25_1","unstructured":"Berkeley Logic Synthesis. 2007. ABC: a system for sequential synthesis and verification release 70930.  Berkeley Logic Synthesis. 2007. ABC: a system for sequential synthesis and verification release 70930."}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415617","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:41Z","timestamp":1750195901000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415617"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":25,"alternative-id":["10.1145\/3400302.3415617","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415617","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}