{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:41:21Z","timestamp":1773247281798,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415631","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:16:38Z","timestamp":1608254198000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":53,"title":["GPU-accelerated static timing analysis"],"prefix":"10.1145","author":[{"given":"Zizheng","family":"Guo","sequence":"first","affiliation":[{"name":"Peking University"}]},{"given":"Tsung-Wei","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Utah"}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1611282"},{"key":"e_1_3_2_1_2_1","first-page":"882","volume-title":"IEEE","author":"Hu J.","year":"2015","unstructured":"J. Hu , G. Schaeffer , and V. Garg , \" TAU 2015 contest on incremental timing analysis,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) . IEEE , 2015 , pp. 882 -- 889 . J. Hu, G. Schaeffer, and V. Garg, \"TAU 2015 contest on incremental timing analysis,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2015, pp. 882--889."},{"key":"e_1_3_2_1_3_1","volume-title":"Distributed static timing analysis","author":"Donath W. E.","year":"2003","unstructured":"W. E. Donath and D. J. Hathaway , \" Distributed static timing analysis ,\" Apr. 29 2003 , uS Patent 6,557,151. W. E. Donath and D. J. Hathaway, \"Distributed static timing analysis,\" Apr. 29 2003, uS Patent 6,557,151."},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"OpenTimer v2: A New Parallel Incremental Timing Analysis Engine","author":"Huang T.","year":"2020","unstructured":"T. Huang , G. Guo , C. Lin , and M. D. F. Wong , \" OpenTimer v2: A New Parallel Incremental Timing Analysis Engine ,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , pp. 1 -- 1 , 2020 . T. Huang, G. Guo, C. Lin, and M. D. F. Wong, \"OpenTimer v2: A New Parallel Incremental Timing Analysis Engine,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1--1, 2020.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_5_1","first-page":"895","volume-title":"IEEE","author":"Huang T.-W.","year":"2015","unstructured":"T.-W. Huang and M. D. Wong , \" OpenTimer: A high-performance timing analysis tool,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) . IEEE , 2015 , pp. 895 -- 902 . T.-W. Huang and M. D. Wong, \"OpenTimer: A high-performance timing analysis tool,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2015, pp. 895--902."},{"key":"e_1_3_2_1_6_1","first-page":"974","volume-title":"IEEE","author":"Huang T.-W.","year":"2019","unstructured":"T.-W. Huang , C.-X. Lin , G. Guo , and M. D. F. Wong , \"Cpp-Taskflow : Fast Task-based Parallel Programming using Modern C++,\" in IEEE International Parallel and Distributed Processing Symposium (IPDPS) . IEEE , 2019 , pp. 974 -- 983 . T.-W. Huang, C.-X. Lin, G. Guo, and M. D. F. Wong, \"Cpp-Taskflow: Fast Task-based Parallel Programming using Modern C++,\" in IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE, 2019, pp. 974--983."},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"IEEE","author":"Huang T.-W.","year":"2016","unstructured":"T.-W. Huang , M. D. Wong , D. Sinha , K. Kalafala , and N. Venkateswaran , \" A distributed timing analysis framework for large designs,\" in 2016 53nd ACM\/IEEE Design Automation Conference (DAC) . IEEE , 2016 , pp. 1 -- 6 . T.-W. Huang, M. D. Wong, D. Sinha, K. Kalafala, and N. Venkateswaran, \"A distributed timing analysis framework for large designs,\" in 2016 53nd ACM\/IEEE Design Automation Conference (DAC). IEEE, 2016, pp. 1--6."},{"key":"e_1_3_2_1_8_1","first-page":"110","volume-title":"IEEE","author":"Murray K. E.","year":"2018","unstructured":"K. E. Murray and V. Betz , \" Tatum: Parallel timing analysis for faster design cycles and improved optimization,\" in 2018 International Conference on Field-Programmable Technology (FPT) . IEEE , 2018 , pp. 110 -- 117 . K. E. Murray and V. Betz, \"Tatum: Parallel timing analysis for faster design cycles and improved optimization,\" in 2018 International Conference on Field-Programmable Technology (FPT). IEEE, 2018, pp. 110--117."},{"key":"e_1_3_2_1_9_1","first-page":"600","volume-title":"IEEE","author":"Yang Y.-M.","year":"2014","unstructured":"Y.-M. Yang , Y.-W. Chang , and I. H.-R. Jiang , \"iTimerC : Common path pessimism removal using effective reduction methods,\" in 2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) . IEEE , 2014 , pp. 600 -- 605 . Y.-M. Yang, Y.-W. Chang, and I. H.-R. Jiang, \"iTimerC: Common path pessimism removal using effective reduction methods,\" in 2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2014, pp. 600--605."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2524566"},{"key":"e_1_3_2_1_11_1","first-page":"172","volume-title":"IEEE","author":"Lee P.-Y.","year":"2018","unstructured":"P.-Y. Lee , I. H.-R. Jiang , and T.-C. Chen , \"Fastpass : fast timing path search for generalized timing exception handling,\" in 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC) . IEEE , 2018 , pp. 172 -- 177 . P.-Y. Lee, I. H.-R. Jiang, and T.-C. Chen, \"Fastpass: fast timing path search for generalized timing exception handling,\" in 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 2018, pp. 172--177."},{"key":"e_1_3_2_1_12_1","unstructured":"\"OpenSTA \" https:\/\/github.com\/abk-openroad\/OpenSTA.  \"OpenSTA \" https:\/\/github.com\/abk-openroad\/OpenSTA."},{"key":"e_1_3_2_1_13_1","first-page":"153","volume-title":"TAU 2014 contest on removing common path pessimism during timing analysis,\" in Proceedings of the 2014 on International Symposium on physical design","author":"Hu J.","year":"2014","unstructured":"J. Hu , D. Sinha , and I. Keller , \" TAU 2014 contest on removing common path pessimism during timing analysis,\" in Proceedings of the 2014 on International Symposium on physical design , 2014 , pp. 153 -- 160 . J. Hu, D. Sinha, and I. Keller, \"TAU 2014 contest on removing common path pessimism during timing analysis,\" in Proceedings of the 2014 on International Symposium on physical design, 2014, pp. 153--160."},{"key":"e_1_3_2_1_14_1","volume-title":"ACM","author":"Hu J.","year":"2016","unstructured":"J. Hu , S. Chen , X. Zhao , and X. Chen , \" TAU 2016 contest on macro modeling,\" in 2016 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems . ACM , 2016 . J. Hu, S. Chen, X. Zhao, and X. Chen, \"TAU 2016 contest on macro modeling,\" in 2016 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems. ACM, 2016."},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"LibAbs: An efficient and accurate timing macro-modeling algorithm for large hierarchical designs,\" in Proceedings of the 54th Annual Design Automation Conference","author":"Lai T.-Y.","year":"2017","unstructured":"T.-Y. Lai , T.-W. Huang , and M. D. Wong , \" LibAbs: An efficient and accurate timing macro-modeling algorithm for large hierarchical designs,\" in Proceedings of the 54th Annual Design Automation Conference 2017 , 2017, pp. 1 -- 6 . T.-Y. Lai, T.-W. Huang, and M. D. Wong, \"LibAbs: An efficient and accurate timing macro-modeling algorithm for large hierarchical designs,\" in Proceedings of the 54th Annual Design Automation Conference 2017, 2017, pp. 1--6."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3149818"},{"key":"e_1_3_2_1_17_1","first-page":"192","volume-title":"IEEE","author":"Wang H. H.-W.","year":"2014","unstructured":"H. H.-W. Wang , L. Y.-Z. Lin , R. H.-M. Huang , and C. H.-P. Wen , \"Casta : Cuda-accelerated static timing analysis for VLSI designs,\" in 2014 43rd International Conference on Parallel Processing . IEEE , 2014 , pp. 192 -- 200 . H. H.-W. Wang, L. Y.-Z. Lin, R. H.-M. Huang, and C. H.-P. Wen, \"Casta: Cuda-accelerated static timing analysis for VLSI designs,\" in 2014 43rd International Conference on Parallel Processing. IEEE, 2014, pp. 192--200."},{"key":"e_1_3_2_1_18_1","first-page":"260","volume-title":"IEEE","author":"Gulati K.","year":"2009","unstructured":"K. Gulati and S. P. Khatri , \" Accelerating statistical static timing analysis using graphics processing units,\" in 2009 Asia and South Pacific Design Automation Conference . IEEE , 2009 , pp. 260 -- 265 . K. Gulati and S. P. Khatri, \"Accelerating statistical static timing analysis using graphics processing units,\" in 2009 Asia and South Pacific Design Automation Conference. IEEE, 2009, pp. 260--265."},{"key":"e_1_3_2_1_19_1","first-page":"674","volume-title":"IEEE","author":"Shen Y.","year":"2015","unstructured":"Y. Shen and J. Hu , \" GPU acceleration for PCA-based statistical static timing analysis,\" in 2015 33rd IEEE International Conference on Computer Design (ICCD) . IEEE , 2015 , pp. 674 -- 679 . Y. Shen and J. Hu, \"GPU acceleration for PCA-based statistical static timing analysis,\" in 2015 33rd IEEE International Conference on Computer Design (ICCD). IEEE, 2015, pp. 674--679."},{"key":"e_1_3_2_1_20_1","first-page":"111","volume-title":"Accelerating Monte Carlo based SSTA using FPGA,\" in Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays","author":"Cong J.","year":"2010","unstructured":"J. Cong , K. Gururaj , W. Jiang , B. Liu , K. Minkovich , B. Yuan , and Y. Zou , \" Accelerating Monte Carlo based SSTA using FPGA,\" in Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays , 2010 , pp. 111 -- 114 . J. Cong, K. Gururaj, W. Jiang, B. Liu, K. Minkovich, B. Yuan, and Y. Zou, \"Accelerating Monte Carlo based SSTA using FPGA,\" in Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays, 2010, pp. 111--114."},{"key":"e_1_3_2_1_21_1","first-page":"921","volume-title":"ICCAD-2015 CAD contest in incremental timing-driven placement and benchmark suite,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Kim M.","year":"2015","unstructured":"M. Kim , J. Hu , J. Li , and N. Viswanathan , \" ICCAD-2015 CAD contest in incremental timing-driven placement and benchmark suite,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , 2015 , pp. 921 -- 926 . M. Kim, J. Hu, J. Li, and N. Viswanathan, \"ICCAD-2015 CAD contest in incremental timing-driven placement and benchmark suite,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2015, pp. 921--926."},{"key":"e_1_3_2_1_22_1","first-page":"83","article-title":"ITOP: Integrating timing optimization within placement","author":"Viswanathan N.","year":"2010","unstructured":"N. Viswanathan , G.-J. Nam , J. A. Roy , Z. Li , C. J. Alpert , S. Ramji , and C. Chu , \" ITOP: Integrating timing optimization within placement ,\" in ISPD , 2010 , pp. 83 -- 90 . N. Viswanathan, G.-J. Nam, J. A. Roy, Z. Li, C. J. Alpert, S. Ramji, and C. Chu, \"ITOP: Integrating timing optimization within placement,\" in ISPD, 2010, pp. 83--90.","journal-title":"ISPD"},{"key":"e_1_3_2_1_23_1","volume-title":"TILA-S: Timing-driven incremental layer assignment avoiding slew violations,\" IEEE TCAD","author":"Liu D.","year":"2017","unstructured":"D. Liu , B. Yu , S. Chowdhury , and D. Z. Pan , \" TILA-S: Timing-driven incremental layer assignment avoiding slew violations,\" IEEE TCAD , 2017 . D. Liu, B. Yu, S. Chowdhury, and D. Z. Pan, \"TILA-S: Timing-driven incremental layer assignment avoiding slew violations,\" IEEE TCAD, 2017."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"K.-M. Lai T.-W. Huang and T.-Y. Ho \"A general cache framework for efficient generation of timing critical paths \" in Proceedings of the 56th Annual Design Automation Conference 2019 2019.  K.-M. Lai T.-W. Huang and T.-Y. Ho \"A general cache framework for efficient generation of timing critical paths \" in Proceedings of the 56th Annual Design Automation Conference 2019 2019.","DOI":"10.1145\/3316781.3317744"},{"key":"e_1_3_2_1_25_1","volume-title":"A general cache framework for efficient generation of timing critical paths,\" in Proceedings of the 57th Annual Design Automation Conference","author":"Guo G.","year":"2020","unstructured":"G. Guo , T.-W. Huang , C.-X. Lin , and M. Wong , \" A general cache framework for efficient generation of timing critical paths,\" in Proceedings of the 57th Annual Design Automation Conference 2020 , 2020. G. Guo, T.-W. Huang, C.-X. Lin, and M. Wong, \"A general cache framework for efficient generation of timing critical paths,\" in Proceedings of the 57th Annual Design Automation Conference 2020, 2020."},{"key":"e_1_3_2_1_26_1","volume-title":"DREAMPlace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement,\" IEEE TCAD","author":"Lin Y.","year":"2020","unstructured":"Y. Lin , Z. Jiang , J. Gu , W. Li , S. Dhar , H. Ren , B. Khailany , and D. Z. Pan , \" DREAMPlace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement,\" IEEE TCAD , 2020 . Y. Lin, Z. Jiang, J. Gu, W. Li, S. Dhar, H. Ren, B. Khailany, and D. Z. Pan, \"DREAMPlace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement,\" IEEE TCAD, 2020."},{"key":"e_1_3_2_1_27_1","volume-title":"ABCDPlace: Accelerated batch-based concurrent detailed placement on multi-threaded cpus and gpus,\" IEEE TCAD","author":"Lin Y.","year":"2020","unstructured":"Y. Lin , W. Li , J. Gu , H. Ren , B. Khailany , and D. Z. Pan , \" ABCDPlace: Accelerated batch-based concurrent detailed placement on multi-threaded cpus and gpus,\" IEEE TCAD , 2020 . Y. Lin, W. Li, J. Gu, H. Ren, B. Khailany, and D. Z. Pan, \"ABCDPlace: Accelerated batch-based concurrent detailed placement on multi-threaded cpus and gpus,\" IEEE TCAD, 2020."}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415631","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:41Z","timestamp":1750195901000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415631"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":27,"alternative-id":["10.1145\/3400302.3415631","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415631","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}