{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,5]],"date-time":"2025-12-05T12:20:30Z","timestamp":1764937230194,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006435","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1750826, CCF-1723624, and CCF-2006748"],"award-info":[{"award-number":["CCF-1750826, CCF-1723624, and CCF-2006748"]}],"id":[{"id":"10.13039\/100006435","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415650","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:20:55Z","timestamp":1608254455000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["ECC cache"],"prefix":"10.1145","author":[{"given":"Chao","family":"Zhang","sequence":"first","affiliation":[{"name":"Lehigh University"}]},{"given":"Khaled","family":"Abdelaal","sequence":"additional","affiliation":[{"name":"Lehigh University"}]},{"given":"Angel","family":"Chen","sequence":"additional","affiliation":[{"name":"Lehigh University"}]},{"given":"Xinhui","family":"Zhao","sequence":"additional","affiliation":[{"name":"Lehigh University"}]},{"given":"Wujie","family":"Wen","sequence":"additional","affiliation":[{"name":"Lehigh University"}]},{"given":"Xiaochen","family":"Guo","sequence":"additional","affiliation":[{"name":"Lehigh University"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872377"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Manu Awasthi Manjunath Shevgoor Kshitij Sudan Bipin Rajendran Rajeev Balasubramonian and Viii Srinivasan. 2012. Efficient scrub mechanisms for error-prone emerging memories. 12 pages.  Manu Awasthi Manjunath Shevgoor Kshitij Sudan Bipin Rajendran Rajeev Balasubramonian and Viii Srinivasan. 2012. Efficient scrub mechanisms for error-prone emerging memories. 12 pages.","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Rodolfo Azevedo John D Davis Karin Strauss Parikshit Gopalan Mark Manasse and Sergey Yekhanin. 2013. Zombie memory: Extending memory lifetime by reviving dead blocks. 452--463 pages.  Rodolfo Azevedo John D Davis Karin Strauss Parikshit Gopalan Mark Manasse and Sergey Yekhanin. 2013. Zombie memory: Extending memory lifetime by reviving dead blocks. 452--463 pages.","DOI":"10.1145\/2508148.2485961"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_6_1","unstructured":"B Butscher and H Weimer. 2013. libquantum. The C library for quantum computing and quantum simulation.  B Butscher and H Weimer. 2013. libquantum. The C library for quantum computing and quantum simulation."},{"key":"e_1_3_2_1_7_1","unstructured":"Cadense. 2019. Cadence Genus Synthesis Solution. https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/documents\/tools\/digital-design-signoff\/genus-synthesis-solution-ds.pdf.  Cadense. 2019. Cadence Genus Synthesis Solution. https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/documents\/tools\/digital-design-signoff\/genus-synthesis-solution-ds.pdf."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Siddhartha Chhabra and Yan Solihin. 2011. i-NVMM: a secure non-volatile main memory system with incremental encryption. 177--188 pages.  Siddhartha Chhabra and Yan Solihin. 2011. i-NVMM: a secure non-volatile main memory system with incremental encryption. 177--188 pages.","DOI":"10.1145\/2024723.2000086"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Youngdon Choi Ickhyun Song Mu-Hui Park Hoeju Chung Sanghoan Chang Beakhyoung Cho Jinyoung Kim Younghoon Oh Duckmin Kwon Jung Sunwoo etal 2012. A 20nm 1.8 V 8Gb PRAM with 40MB\/s program bandwidth. 46--48 pages.  Youngdon Choi Ickhyun Song Mu-Hui Park Hoeju Chung Sanghoan Chang Beakhyoung Cho Jinyoung Kim Younghoon Oh Duckmin Kwon Jung Sunwoo et al. 2012. A 20nm 1.8 V 8Gb PRAM with 40MB\/s program bandwidth. 46--48 pages.","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"e_1_3_2_1_10_1","unstructured":"SPEC CPU\u00ae. 2017. Standard Performance Evaluation Corporation. https:\/\/www.spec.org\/cpu2017\/.  SPEC CPU\u00ae. 2017. Standard Performance Evaluation Corporation. https:\/\/www.spec.org\/cpu2017\/."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485959"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485959"},{"key":"e_1_3_2_1_13_1","volume-title":"Aegis: Partitioning data block for efficient recovery of stuck-at-faults in phase change memory., 433--444 pages.","author":"Fan Jie","year":"2013","unstructured":"Jie Fan , Song Jiang , Jiwu Shu , Youhui Zhang , and Weimin Zhen . 2013 . Aegis: Partitioning data block for efficient recovery of stuck-at-faults in phase change memory., 433--444 pages. Jie Fan, Song Jiang, Jiwu Shu, Youhui Zhang, and Weimin Zhen. 2013. Aegis: Partitioning data block for efficient recovery of stuck-at-faults in phase change memory., 433--444 pages."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Alexandre P Ferreira Miao Zhou Santiago Bock Bruce Childers Rami Melhem and Daniel Moss\u00e9. 2010. Increasing PCM main memory lifetime. 914--919 pages.  Alexandre P Ferreira Miao Zhou Santiago Bock Bruce Childers Rami Melhem and Daniel Moss\u00e9. 2010. Increasing PCM main memory lifetime. 914--919 pages.","DOI":"10.1109\/DATE.2010.5456923"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485939"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2779151"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Engin Ipek Jeremy Condit Edmund B Nightingale Doug Burger and Thomas Moscibroda. 2010. Dynamically replicated memory: building reliable systems from nanoscale resistive memories. 3--14 pages.  Engin Ipek Jeremy Condit Edmund B Nightingale Doug Burger and Thomas Moscibroda. 2010. Dynamically replicated memory: building reliable systems from nanoscale resistive memories. 3--14 pages.","DOI":"10.1145\/1735971.1736023"},{"key":"e_1_3_2_1_18_1","unstructured":"Zhang Jun Wang Zhi-Gong Hu Qing-Sheng and Xiao Jie. 2005. Optimized design for high-speed parallel BCH encoder. 97--100 pages.  Zhang Jun Wang Zhi-Gong Hu Qing-Sheng and Xiao Jie. 2005. Optimized design for high-speed parallel BCH encoder. 97--100 pages."},{"key":"e_1_3_2_1_19_1","unstructured":"Kinam Kim. 2005. Technology for sub-50nm DRAM and NAND flash manufacturing. 323--326 pages.  Kinam Kim. 2005. Technology for sub-50nm DRAM and NAND flash manufacturing. 323--326 pages."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452352"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2075920"},{"key":"e_1_3_2_1_22_1","volume-title":"Richard D Strong, Jay B Brockman, Dean M Tullsen, and Norman P Jouppi.","author":"Li Sheng","year":"2009","unstructured":"Sheng Li , Jung Ho Ahn , Richard D Strong, Jay B Brockman, Dean M Tullsen, and Norman P Jouppi. 2009 . McPAT : an integrated power, area, and timing modeling framework for multicore and manycore architectures., 469--480 pages. Sheng Li, Jung Ho Ahn, Richard D Strong, Jay B Brockman, Dean M Tullsen, and Norman P Jouppi. 2009. McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures., 469--480 pages."},{"key":"e_1_3_2_1_23_1","first-page":"122","article-title":"Bose-Chaudhuri-Hocquenghem error correction method and circuit for checking error using error correction encoder","volume":"8","author":"Liu Wei","year":"2012","unstructured":"Wei Liu and SUNG Won-Yong . 2012 . Bose-Chaudhuri-Hocquenghem error correction method and circuit for checking error using error correction encoder . US Patent 8 , 122 ,328. Wei Liu and SUNG Won-Yong. 2012. Bose-Chaudhuri-Hocquenghem error correction method and circuit for checking error using error correction encoder. US Patent 8,122,328.","journal-title":"US Patent"},{"key":"e_1_3_2_1_24_1","volume-title":"RDIS: A recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory., 12 pages.","author":"Melhem Rami","year":"2012","unstructured":"Rami Melhem , Rakan Maddah , and Sangyeun Cho . 2012 . RDIS: A recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory., 12 pages. Rami Melhem, Rakan Maddah, and Sangyeun Cho. 2012. RDIS: A recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory., 12 pages."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.3390\/computers6010008"},{"key":"e_1_3_2_1_26_1","volume-title":"Fault model and test procedure for phase change memory. IET computers & digital techniques 5, 4","author":"Mohammad Mohammad Gh","year":"2011","unstructured":"Mohammad Gh Mohammad . 2011. Fault model and test procedure for phase change memory. IET computers & digital techniques 5, 4 ( 2011 ), 263--270. Mohammad Gh Mohammad. 2011. Fault model and test procedure for phase change memory. IET computers & digital techniques 5, 4 (2011), 263--270."},{"key":"e_1_3_2_1_27_1","first-page":"250","article-title":"Use of error correction pointers to handle errors in memory","volume":"9","author":"Motwani Ravi H","year":"2016","unstructured":"Ravi H Motwani and Kiran Pangal . 2016 . Use of error correction pointers to handle errors in memory . US Patent 9 , 250 ,990. Ravi H Motwani and Kiran Pangal. 2016. Use of error correction pointers to handle errors in memory. US Patent 9,250,990.","journal-title":"US Patent"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"Moinuddin K Qureshi. 2011. Pay-As-You-Go: low-overhead hard-error correction for phase change memories. 318--328 pages.  Moinuddin K Qureshi. 2011. Pay-As-You-Go: low-overhead hard-error correction for phase change memories. 318--328 pages.","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Moinuddin K Qureshi Michele M Franceschini and Luis A Lastras-Montano. 2010. Improving read performance of phase change memories via write cancellation and write pausing. 11 pages.  Moinuddin K Qureshi Michele M Franceschini and Luis A Lastras-Montano. 2010. Improving read performance of phase change memories via write cancellation and write pausing. 11 pages.","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Moinuddin K Qureshi John Karidis Michele Franceschini Vijayalakshmi Srinivasan Luis Lastras and Bulent Abali. 2009. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. 14--23 pages.  Moinuddin K Qureshi John Karidis Michele Franceschini Vijayalakshmi Srinivasan Luis Lastras and Bulent Abali. 2009. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. 14--23 pages.","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Daniel Sanchez and Christos Kozyrakis. 2013. ZSim: Fast and accurate microarchitectural simulation of thousand-core systems. 475--486 pages.  Daniel Sanchez and Christos Kozyrakis. 2013. ZSim: Fast and accurate microarchitectural simulation of thousand-core systems. 475--486 pages.","DOI":"10.1145\/2508148.2485963"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Stuart Schechter Gabriel H Loh Karin Strauss and Doug Burger. 2010. Use ECP not ECC for hard failures in resistive memories. 141--152 pages.  Stuart Schechter Gabriel H Loh Karin Strauss and Doug Burger. 2010. Use ECP not ECC for hard failures in resistive memories. 141--152 pages.","DOI":"10.1145\/1816038.1815980"},{"key":"e_1_3_2_1_34_1","first-page":"839","article-title":"Error correcting pointers for non-volatile storage","volume":"8","author":"Schechter Stuart","year":"2014","unstructured":"Stuart Schechter , Karin Strauss , Gabriel Loh , and Douglas C Burger . 2014 . Error correcting pointers for non-volatile storage . US Patent 8 , 839 ,053. Stuart Schechter, Karin Strauss, Gabriel Loh, and Douglas C Burger. 2014. Error correcting pointers for non-volatile storage. US Patent 8,839,053.","journal-title":"US Patent"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"e_1_3_2_1_36_1","volume-title":"Vijayalakshmi Srinivasan, Jude A Rivers, and Hsien-Hsin S Lee.","author":"Seong Nak Hee","year":"2010","unstructured":"Nak Hee Seong , Dong Hyuk Woo , Vijayalakshmi Srinivasan, Jude A Rivers, and Hsien-Hsin S Lee. 2010 . SAFER : Stuck-at-fault error recovery for memories., 115--124 pages. Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A Rivers, and Hsien-Hsin S Lee. 2010. SAFER: Stuck-at-fault error recovery for memories., 115--124 pages."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Nak Hee Seong Sungkap Yeo and Hsien-Hsin S Lee. 2013. Tri-level-cell phase change memory: Toward an efficient and reliable memory system. 440--451 pages.  Nak Hee Seong Sungkap Yeo and Hsien-Hsin S Lee. 2013. Tri-level-cell phase change memory: Toward an efficient and reliable memory system. 440--451 pages.","DOI":"10.1145\/2508148.2485960"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"James E Stine Ivan Castellanos Michael Wood Jeff Henson Fred Love W Rhett Davis Paul D Franzon Michael Bucher Sunil Basavarajaiah Julie Oh etal 2007. FreePDK: An open-source variation-aware design kit. 173--174 pages.  James E Stine Ivan Castellanos Michael Wood Jeff Henson Fred Love W Rhett Davis Paul D Franzon Michael Bucher Sunil Basavarajaiah Julie Oh et al. 2007. FreePDK: An open-source variation-aware design kit. 173--174 pages.","DOI":"10.1109\/MSE.2007.44"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Dmitri Strukov. 2006. The area and latency tradeoffs of binary bit-parallel BCH decoders for prospective nanoelectronic memories. 1183--1187 pages.  Dmitri Strukov. 2006. The area and latency tradeoffs of binary bit-parallel BCH decoders for prospective nanoelectronic memories. 1183--1187 pages.","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"Jue Wang Xiangyu Dong Yuan Xie and Norman P Jouppi. 2013. i 2 WAP: Improving non-volatile cache lifetime by reducing inter-and intra-set write variations. 234--245 pages.  Jue Wang Xiangyu Dong Yuan Xie and Norman P Jouppi. 2013. i 2 WAP: Improving non-volatile cache lifetime by reducing inter-and intra-set write variations. 234--245 pages.","DOI":"10.1109\/HPCA.2013.6522322"},{"key":"e_1_3_2_1_41_1","volume-title":"Jaswinder Pal Singh, and Anoop Gupta","author":"Woo Steven Cameron","year":"1995","unstructured":"Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh, and Anoop Gupta . 1995 . The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH computer architecture news 23, 2 (1995), 24--36. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH computer architecture news 23, 2 (1995), 24--36."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"crossref","unstructured":"Doe Hyun Yoon Naveen Muralimanohar Jichuan Chang Parthasarathy Ranganathan Norman P Jouppi and Mattan Erez. 2011. FREE-p: Protecting nonvolatile memory against both hard and soft errors. 466--477 pages.  Doe Hyun Yoon Naveen Muralimanohar Jichuan Chang Parthasarathy Ranganathan Norman P Jouppi and Mattan Erez. 2011. FREE-p: Protecting nonvolatile memory against both hard and soft errors. 466--477 pages.","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"e_1_3_2_1_43_1","volume-title":"Liang Fang, Rami Melhem, and Alex K Jones.","author":"Zhang Jiangwei","year":"2017","unstructured":"Jiangwei Zhang , Donald Kline Jr , Liang Fang, Rami Melhem, and Alex K Jones. 2017 . Dynamic partitioning to mitigate stuck-at faults in emerging memories., 651--658 pages. Jiangwei Zhang, Donald Kline Jr, Liang Fang, Rami Melhem, and Alex K Jones. 2017. Dynamic partitioning to mitigate stuck-at faults in emerging memories., 651--658 pages."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Zhe Zhang Weijun Xiao Nohhyun Park and David J Lilja. 2012. Memory module-level testing and error behaviors for phase change memory. 358--363 pages.  Zhe Zhang Weijun Xiao Nohhyun Park and David J Lilja. 2012. Memory module-level testing and error behaviors for phase change memory. 358--363 pages.","DOI":"10.1109\/ICCD.2012.6378664"},{"key":"e_1_3_2_1_45_1","unstructured":"Pengfei Zuo Yu Hua Ming Zhao Wen Zhou and Yuncheng Guo. 2018. Improving the performance and endurance of encrypted non-volatile main memory through deduplicating writes. 442--454 pages.  Pengfei Zuo Yu Hua Ming Zhao Wen Zhou and Yuncheng Guo. 2018. Improving the performance and endurance of encrypted non-volatile main memory through deduplicating writes. 442--454 pages."}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"],"location":"Virtual Event USA","acronym":"ICCAD '20"},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415650","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:51Z","timestamp":1750197771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415650"}},"subtitle":["a lightweight error detection for phase-change memory stuck-at faults"],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":44,"alternative-id":["10.1145\/3400302.3415650","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415650","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}