{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:47:12Z","timestamp":1763664432244,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Strategic CAD Labs, Intel Corporation, USA"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415654","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:20:55Z","timestamp":1608254455000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Performance analysis of priority-aware NoCs with deflection routing under traffic congestion"],"prefix":"10.1145","author":[{"given":"Sumit K.","family":"Mandal","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anish","family":"Krishnakumar","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raid","family":"Ayoub","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/ISPASS.2009.4919636"},{"volume-title":"http:\/\/bapco.com\/products\/sysmark-2014, accessed","year":"2020","author":"Business Applications Performance Corporation (BAPCo). [n.d.]. Benchmark, SYSmark2014.","key":"e_1_3_2_1_2_1"},{"volume-title":"Data Networks","author":"Bertsekas Dimitri P","key":"e_1_3_2_1_3_1"},{"doi-asserted-by":"crossref","unstructured":"Nathan Binkert et al. 2011. The Gem5 Simulator. SIGARCH Computer Architecture News (May. 2011).  Nathan Binkert et al. 2011. The Gem5 Simulator. SIGARCH Computer Architecture News (May. 2011).","key":"e_1_3_2_1_4_1","DOI":"10.1145\/2024716.2024718"},{"volume-title":"Workload Characterization and Its Impact on Multicore Platform Design. In 2010 IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ ISSS). 231--240","year":"2010","author":"Bogdan Paul","key":"e_1_3_2_1_5_1"},{"volume-title":"Hermann De Meer, and Kishor S Trivedi","year":"2006","author":"Bolch Gunter","key":"e_1_3_2_1_6_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/71.595575"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/71.395401"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/3185768.3185771"},{"volume-title":"CHIPPER: A Low-Complexity Bufferless Deflection Router. In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 144--155","year":"2011","author":"Fallin Chris","key":"e_1_3_2_1_10_1"},{"volume-title":"MinBD: Minimally-buffered Deflection Routing for Energy-efficient Interconnect. In 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip. 1--10","year":"2012","author":"Fallin Chris","key":"e_1_3_2_1_11_1"},{"volume-title":"Automation and Test in Europe Conference and Exhibition. 650--655","year":"2003","author":"Ghosh Arijit","key":"e_1_3_2_1_12_1"},{"volume-title":"An Analytical Framework with Bounded Deflection Adaptive Routing for Networks-on-Chip. In 2010 IEEE Computer Society Annual Symposium on VLSI. 363--368","year":"2010","author":"Ghosh Pavel","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/1186736.1186737"},{"doi-asserted-by":"crossref","unstructured":"James Jeffers James Reinders and Avinash Sodani. 2016. Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition. Morgan Kaufmann.  James Jeffers James Reinders and Avinash Sodani. 2016. Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition. Morgan Kaufmann.","key":"e_1_3_2_1_15_1","DOI":"10.1016\/B978-0-12-809194-4.00002-8"},{"volume-title":"2013 IEEE Intl. Symp. on Performance Analysis of Systems and Software (ISPASS). 86--96","author":"Nan","key":"e_1_3_2_1_16_1"},{"volume-title":"Bounding Buffer Space Requirements for Real-time Priority-aware Networks. In 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC). 113--118","year":"2014","author":"Kashif Hany","key":"e_1_3_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/TVLSI.2011.2178620"},{"key":"e_1_3_2_1_19_1","first-page":"488","article-title":"ON THE ANALYSIS OF QUEUEING NETWORK MODELS","volume":"84","author":"Kouvatsos DD","year":"1984","journal-title":"MAXIMUM ENTROPY AND SIMULATION. In UKSC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1007\/BF02023095"},{"volume-title":"Automation & Test in Europe","author":"Leupers Rainer","key":"e_1_3_2_1_21_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/1127908.1127977"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/LES.2020.3013003"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/3358176"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/1555754.1555781"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1109\/TCAD.2010.2061613"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1145\/774789.774804"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1109\/MM.2009.70"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1080\/03155986.1986.11732007"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1109\/TCAD.2015.2474393"},{"unstructured":"Efraim Rotem. 2015. Intel Architecture Code Name Skylake Deep Dive: A New Architecture to Manage Power Performance and Energy Efficiency. In Intel Developer Forum.  Efraim Rotem. 2015. Intel Architecture Code Name Skylake Deep Dive: A New Architecture to Manage Power Performance and Energy Efficiency. In Intel Developer Forum.","key":"e_1_3_2_1_31_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1109\/JSSC.2007.910957"},{"doi-asserted-by":"crossref","unstructured":"David Wentzlaff et al. 2007. On-chip Interconnection Architecture of the Tile Processor. IEEE micro 27 5 (2007) 15--31.  David Wentzlaff et al. 2007. On-chip Interconnection Architecture of the Tile Processor. IEEE micro 27 5 (2007) 15--31.","key":"e_1_3_2_1_34_1","DOI":"10.1109\/MM.2007.4378780"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1007\/s11227-009-0265-x"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1109\/DATE.2002.998365"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"],"acronym":"ICCAD '20","name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA"},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415654","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415654","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:51Z","timestamp":1750197771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415654"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":35,"alternative-id":["10.1145\/3400302.3415654","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415654","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}