{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T09:28:03Z","timestamp":1758706083494,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415656","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:20:55Z","timestamp":1608254455000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Automated synthesis of custom networks-on-chip for real world applications"],"prefix":"10.1145","author":[{"given":"Anup","family":"Gangwar","sequence":"first","affiliation":[{"name":"Arm, Ltd."}]},{"given":"Nitin Kumar","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Arm, Ltd., Bangalore, KA, India"}]},{"given":"Ravishankar","family":"Sreedharan","sequence":"additional","affiliation":[{"name":"Arm, Ltd., Bangalore, KA, India"}]},{"given":"Ambica","family":"Prasad","sequence":"additional","affiliation":[{"name":"Arm, Ltd., Bangalore, KA, India"}]},{"given":"Sri Harsha","family":"Gade","sequence":"additional","affiliation":[{"name":"Arm, Ltd., Bangalore, KA, India"}]},{"given":"Zheng","family":"Xu","sequence":"additional","affiliation":[{"name":"Consultant"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"A Survey of Network-On-Chip Tools. CoRR abs\/1312.2976","author":"Achballah Ahmed Ben","year":"2013","unstructured":"Ahmed Ben Achballah and Slim Ben Saoud . 2013. A Survey of Network-On-Chip Tools. CoRR abs\/1312.2976 ( 2013 ). arXiv:1312.2976 http:\/\/arxiv.org\/abs\/1312.2976 Ahmed Ben Achballah and Slim Ben Saoud. 2013. A Survey of Network-On-Chip Tools. CoRR abs\/1312.2976 (2013). arXiv:1312.2976 http:\/\/arxiv.org\/abs\/1312.2976"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2784422"},{"key":"e_1_3_2_1_3_1","unstructured":"ARM. 1996. AMBA Specification https:\/\/www.arm.com\/products\/silicon-ipsystem\/embedded-system-design\/amba-specifications. \"https:\/\/www.arm.com\/products\/silicon-ip-system\/embedded-system-design\/amba-specifications\"  ARM. 1996. AMBA Specification https:\/\/www.arm.com\/products\/silicon-ipsystem\/embedded-system-design\/amba-specifications. \"https:\/\/www.arm.com\/products\/silicon-ip-system\/embedded-system-design\/amba-specifications\""},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.4108\/eai.28-8-2017.153307"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"volume-title":"Principles and Practices of Interconnection Networks","author":"Dally William","key":"e_1_3_2_1_7_1","unstructured":"William Dally and Brian Towles . 2003. Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. William Dally and Brian Towles. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"volume-title":"24th International Colloquium on Automata","author":"Eilam Tamar","key":"e_1_3_2_1_8_1","unstructured":"Tamar Eilam , Michele Flammini , and Shmuel Zaks . 1997. A Complete Characterization of the Path Layout Construction Problem for ATM Networks with Given Hop Count and Load . In In 24th International Colloquium on Automata , Languages and Programming (ICALP. Springer-Verlag , 527--537. Tamar Eilam, Michele Flammini, and Shmuel Zaks. 1997. A Complete Characterization of the Path Layout Construction Problem for ATM Networks with Given Hop Count and Load. In In 24th International Colloquium on Automata, Languages and Programming (ICALP. Springer-Verlag, 527--537."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1137\/0132071"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1137\/0114025"},{"volume-title":"Stochastic Local Search: Foundations & Applications","author":"Hoos Holger","key":"e_1_3_2_1_11_1","unstructured":"Holger Hoos and Thomas Sttzle . 2004. Stochastic Local Search: Foundations & Applications . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. Holger Hoos and Thomas Sttzle. 2004. Stochastic Local Search: Foundations & Applications. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"volume-title":"Virtual Channels Planning for Networks-on-Chip. In 8th International Symposium on Quality Electronic Design (ISQED'07)","author":"Huang T.","key":"e_1_3_2_1_12_1","unstructured":"T. Huang , U. Y. Ogras , and R. Marculescu . 2007 . Virtual Channels Planning for Networks-on-Chip. In 8th International Symposium on Quality Electronic Design (ISQED'07) . 879--884. T. Huang, U. Y. Ogras, and R. Marculescu. 2007. Virtual Channels Planning for Networks-on-Chip. In 8th International Symposium on Quality Electronic Design (ISQED'07). 879--884."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837384"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.16"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130230"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391630"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629499"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120737"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"volume-title":"Proceedings of the 21st International Conference on Computer Design (ICCD '03)","author":"Pinto Alessandro","key":"e_1_3_2_1_20_1","unstructured":"Alessandro Pinto , Luca P. Carloni , and Alberto L . Sangiovanni-Vincentelli. 2003. Efficient Synthesis of Networks On Chip . In Proceedings of the 21st International Conference on Computer Design (ICCD '03) . IEEE Computer Society, Washington, DC, USA, 146--. http:\/\/dl.acm.org\/citation.cfm?id=946246.946517 Alessandro Pinto, Luca P. Carloni, and Alberto L. Sangiovanni-Vincentelli. 2003. Efficient Synthesis of Networks On Chip. In Proceedings of the 21st International Conference on Computer Design (ICCD '03). IEEE Computer Society, Washington, DC, USA, 146--. http:\/\/dl.acm.org\/citation.cfm?id=946246.946517"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-001-0038-2"},{"key":"e_1_3_2_1_22_1","volume-title":"Kroese","author":"Rubinstein Reuven Y.","year":"2004","unstructured":"Reuven Y. Rubinstein and Dirk P . Kroese . 2004 . The Cross Entropy Method: A Unified Approach To Combinatorial Optimization, Monte-Carlo Simulation (Information Science and Statistics). Springer-Verlag , Berlin, Heidelberg. Reuven Y. Rubinstein and Dirk P. Kroese. 2004. The Cross Entropy Method: A Unified Approach To Combinatorial Optimization, Monte-Carlo Simulation (Information Science and Statistics). Springer-Verlag, Berlin, Heidelberg."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.80"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736069"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043662.2043669"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968471"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837315"},{"volume-title":"Application-specific Network-on-Chip synthesis: Cluster generation and network component insertion","author":"Zhong Wei","key":"e_1_3_2_1_29_1","unstructured":"Wei Zhong , Bei Yu , Song Chen , Takeshi Yoshimura , Sheqin Dong , and Satoshi Goto . 2011. Application-specific Network-on-Chip synthesis: Cluster generation and network component insertion . In ISQED. IEEE , 144--149. Wei Zhong, Bei Yu, Song Chen, Takeshi Yoshimura, Sheqin Dong, and Satoshi Goto. 2011. Application-specific Network-on-Chip synthesis: Cluster generation and network component insertion. In ISQED. IEEE, 144--149."}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"],"location":"Virtual Event USA","acronym":"ICCAD '20"},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415656","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:51Z","timestamp":1750197771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415656"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":29,"alternative-id":["10.1145\/3400302.3415656","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415656","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}