{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T11:35:44Z","timestamp":1780054544639,"version":"3.54.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["1512937"],"award-info":[{"award-number":["1512937"]}]},{"name":"Intel ISRA"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415657","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:20:55Z","timestamp":1608254455000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":55,"title":["Accurate operation delay prediction for FPGA HLS using graph neural networks"],"prefix":"10.1145","author":[{"given":"Ecenur","family":"Ustun","sequence":"first","affiliation":[{"name":"Cornell University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chenhui","family":"Deng","sequence":"additional","affiliation":[{"name":"Cornell University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Debjit","family":"Pal","sequence":"additional","affiliation":[{"name":"Cornell University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhijing","family":"Li","sequence":"additional","affiliation":[{"name":"Cornell University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"Cornell University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","author":"Cai H.","year":"2018","journal-title":"IEEE Transactions on Knowledge and Data Engineering"},{"key":"e_1_3_2_1_2_1","author":"Canis A.","year":"2013","journal-title":"ACM Transactions in Embedded Computing Systems (TECS)"},{"key":"e_1_3_2_1_3_1","volume-title":"Research on Technology of Color Space Conversion Based on DSP48E. Int'l Conf. on Measuring Technology and Mechatronics Automation (ICMTMA)","author":"Chun Z.","year":"2011"},{"key":"e_1_3_2_1_4_1","volume-title":"HighLevel Synthesis for FPGAs: From Prototyping to Deployment","author":"Cong J.","year":"2011"},{"key":"e_1_3_2_1_5_1","volume-title":"An Efficient and Versatile Scheduling Algorithm Based on SDC Formulation. Design Automation Conf. (DAC)","author":"Cong J.","year":"2006"},{"key":"e_1_3_2_1_6_1","volume-title":"A Scalable Approach to Exact Resource-Constrained Scheduling Based on a Joint SDC and SAT Formulation. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Dai S.","year":"2018"},{"key":"e_1_3_2_1_7_1","volume-title":"Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning. Design Automation Conf. (DAC)","author":"Dai S.","year":"2019"},{"key":"e_1_3_2_1_8_1","volume-title":"Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning. IEEE Symp. on Field Programmable Custom Computing Machines (FCCM)","author":"Dai S.","year":"2018"},{"key":"e_1_3_2_1_9_1","volume-title":"Applications and Services (Healthcom)","author":"de la Piedra A.","year":"2013"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2005.1555942"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.knosys.2018.03.022"},{"key":"e_1_3_2_1_12_1","volume-title":"Advances in Neural Information Processing Systems","author":"Hamilton W.","year":"2017"},{"key":"e_1_3_2_1_13_1","volume-title":"Representation Learning on Graphs: Methods and Applications. arXiv preprint arXiv:1709.05584","author":"Hamilton W. L.","year":"2017"},{"key":"e_1_3_2_1_14_1","volume-title":"Identity Mappings in Deep Residual Networks. European Conf. on Computer Vision (ECCV)","author":"He K.","year":"2016"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689081"},{"key":"e_1_3_2_1_16_1","volume-title":"Semi-Supervised Classification with Graph Convolutional Networks. arXiv preprint arXiv:1609.02907","author":"Kipf T. N.","year":"2016"},{"key":"e_1_3_2_1_17_1","volume-title":"CongestionNet: Routing Congestion Prediction Using Deep Graph Neural Networks. Int'l Conf. on Very Large Scale Integration (VLSI-SoC)","author":"Kirby R.","year":"2019"},{"key":"e_1_3_2_1_18_1","volume-title":"HL-Pow: A Learning-Based Power Modeling Framework for High-Level Synthesis. Asia and South Pacific Design Automation Conf. (ASP-DAC)","author":"Lin Z.","year":"2020"},{"key":"e_1_3_2_1_19_1","volume-title":"High Performance Graph Convolutional Networks with Applications in Testability Analysis. Design Automation Conf. (DAC)","author":"Ma Y.","year":"2019"},{"key":"e_1_3_2_1_20_1","volume-title":"Hardware Resource Estimation for Heterogeneous FPGA-based SoCs. Symp. on Applied Computing (SAC)","author":"Makni M.","year":"2017"},{"key":"e_1_3_2_1_21_1","volume-title":"Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design. Int'l Conf. on Field Programmable Logic and Applications (FPL)","author":"Makrani H. M.","year":"2019"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14493-6_23"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317781"},{"key":"e_1_3_2_1_24_1","author":"Nane R.","year":"2015","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_25_1","volume-title":"Machsuite: Benchmarks for Accelerator Design and Customized Architectures. Int'l Symp. on Workload Characterization (IISWC)","author":"Reagen B.","year":"2014"},{"key":"e_1_3_2_1_26_1","volume-title":"Efficient Mapping of Mathematical Expressions into DSP Blocks. Int'l Conf. on Field Programmable Logic and Applications (FPL)","author":"Ronak B.","year":"2014"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474363"},{"key":"e_1_3_2_1_28_1","volume-title":"Mapping-Aware Constrained Scheduling for LUT-Based FPGAs. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Tan M.","year":"2015"},{"key":"e_1_3_2_1_29_1","volume-title":"LAMDA: Learning-Assisted Multistage Autotuning for FPGA Design Closure. IEEE Symp. on Field Programmable Custom Computing Machines (FCCM)","author":"Ustun E.","year":"2019"},{"key":"e_1_3_2_1_30_1","volume-title":"Graph Attention Networks. arXiv preprint arXiv:1710.10903","author":"Veli\u010dkovi\u0107 P.","year":"2017"},{"key":"e_1_3_2_1_31_1","volume-title":"GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning. arXiv preprint arXiv:2005.00406","author":"Wang H.","year":"2020"},{"key":"e_1_3_2_1_32_1","author":"Wu Z.","year":"2020","journal-title":"A Comprehensive Survey on Graph Neural Networks. IEEE Transactions on Neural Networks and Learning Systems"},{"key":"e_1_3_2_1_33_1","volume-title":"UltraScale Architecture Configurable Logic Block","author":"Xilinx Inc.","year":"2017"},{"key":"e_1_3_2_1_34_1","volume-title":"UltraScale Architecture DSP Slice User Guide","author":"Xilinx Inc.","year":"2019"},{"key":"e_1_3_2_1_35_1","volume-title":"Vivado Design Suite User Guide: High-Level Synthesis","author":"Xilinx Inc.","year":"2020"},{"key":"e_1_3_2_1_36_1","volume-title":"A Parallel Bandit-Based Approach for Autotuning FPGA Compilation. Int'l Symp. on Field-Programmable Gate Arrays (FPGA)","author":"Xu C.","year":"2017"},{"key":"e_1_3_2_1_37_1","volume-title":"Circuit-GNN: Graph Neural Networks for Distributed Circuit Design. Int'l Conf. on Machine Learning (ICML)","author":"Zhang G.","year":"2019"},{"key":"e_1_3_2_1_38_1","volume-title":"Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis. Design, Automation, and Test in Europe (DATE)","author":"Zhao J.","year":"2019"},{"key":"e_1_3_2_1_39_1","volume-title":"Area-Efficient Pipelining for FPGA-Targeted High-Level Synthesis. Design Automation Conf. (DAC)","author":"Zhao R.","year":"2015"},{"key":"e_1_3_2_1_40_1","volume-title":"Graph Neural Networks: A Review of Methods and Applications. arXiv preprint arXiv:1812.08434","author":"Zhou J.","year":"2018"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415657","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415657","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:51Z","timestamp":1750197771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415657"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":40,"alternative-id":["10.1145\/3400302.3415657","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415657","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}