{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T20:51:02Z","timestamp":1770324662495,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Research Foundation of Korea (NRF)","award":["NRF-2020R1A2B5B02002690"],"award-info":[{"award-number":["NRF-2020R1A2B5B02002690"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415665","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:20:55Z","timestamp":1608254455000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["A thermal-aware optimization framework for ReRAM-based deep neural network acceleration"],"prefix":"10.1145","author":[{"given":"Hyein","family":"Shin","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology"}]},{"given":"Myeonggu","family":"Kang","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology"}]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"8024","article-title":"PyTorch: An Imperative Style, High-Performance Deep Learning Library","volume":"32","author":"Paszke A.","year":"2019","unstructured":"A. Paszke 2019 . PyTorch: An Imperative Style, High-Performance Deep Learning Library . In Advances in Neural Information Processing Systems 32. 8024 -- 8035 . A. Paszke et al. 2019. PyTorch: An Imperative Style, High-Performance Deep Learning Library. In Advances in Neural Information Processing Systems 32. 8024--8035.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_2_1_2_1","volume-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 14--26","author":"Shafiee A.","year":"2016","unstructured":"A. Shafiee 2016 . ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 14--26 . A. Shafiee et al. 2016. ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 14--26."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"e_1_3_2_1_4_1","article-title":"The MovieLens Datasets","volume":"5","author":"Harper F.","year":"2015","unstructured":"F. Harper 2015 . The MovieLens Datasets : History and Context. ACM Trans. Interact. Intell. Syst. 5 , 4, Article 19 (Dec. 2015). F. Harper et al. 2015. The MovieLens Datasets: History and Context. ACM Trans. Interact. Intell. Syst. 5, 4, Article 19 (Dec. 2015).","journal-title":"History and Context. ACM Trans. Interact. Intell. Syst."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"J. Deng etal 2009. ImageNet: A Large-Scale Hierarchical Image Database. In CVPR09.  J. Deng et al. 2009. ImageNet: A Large-Scale Hierarchical Image Database. In CVPR09.","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.118"},{"key":"e_1_3_2_1_7_1","unstructured":"J. Zhang etal 2011. Heuristic Algorithms for Balanced Multi-Way Number Partitioning. In IJCAI. 693--698.  J. Zhang et al. 2011. Heuristic Algorithms for Balanced Multi-Way Number Partitioning. In IJCAI. 693--698."},{"key":"e_1_3_2_1_8_1","unstructured":"K. He etal 2015. Deep Residual Learning for Image Recognition. (2015). arXiv:1512.03385  K. He et al. 2015. Deep Residual Learning for Image Recognition. (2015). arXiv:1512.03385"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_10_1","volume-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition. In International Conference on Learning Representations.","author":"Simonyan K.","year":"2015","unstructured":"K. Simonyan 2015 . Very Deep Convolutional Networks for Large-Scale Image Recognition. In International Conference on Learning Representations. K. Simonyan et al. 2015. Very Deep Convolutional Networks for Large-Scale Image Recognition. In International Conference on Learning Representations."},{"key":"e_1_3_2_1_11_1","volume-title":"PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 541--552","author":"Song L.","year":"2017","unstructured":"L. Song 2017 . PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 541--552 . L. Song et al. 2017. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 541--552."},{"key":"e_1_3_2_1_12_1","first-page":"1009","article-title":"MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System","volume":"37","author":"Xia L.","year":"2018","unstructured":"L. Xia 2018 . MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 , 5 (2018), 1009 -- 1022 . L. Xia et al. 2018. MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 5 (2018), 1009--1022.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757457"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"M. Valad Beigi etal 2018. Thermal-Aware Optimizations of ReRAM-Based Neuromorphic Computing Systems (DAC '18).  M. Valad Beigi et al. 2018. Thermal-Aware Optimizations of ReRAM-Based Neuromorphic Computing Systems (DAC '18).","DOI":"10.1109\/DAC.2018.8465880"},{"key":"e_1_3_2_1_16_1","volume-title":"2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 670--679","author":"Valad M.","unstructured":"M. Valad Beigi et al. 2018. THOR: THermal-aware Optimizations for extending ReRAM Lifetime . In 2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 670--679 . M. Valad Beigi et al. 2018. THOR: THermal-aware Optimizations for extending ReRAM Lifetime. In 2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 670--679."},{"key":"e_1_3_2_1_17_1","volume-title":"Thermal-Aware Design and Management for Search-Based In-Memory Acceleration (DAC '19)","author":"Zhou M.","year":"2019","unstructured":"M. Zhou 2019 . Thermal-Aware Design and Management for Search-Based In-Memory Acceleration (DAC '19) . M. Zhou et al. 2019. Thermal-Aware Design and Management for Search-Based In-Memory Acceleration (DAC '19)."},{"key":"e_1_3_2_1_18_1","volume-title":"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 27--39","author":"Chi P.","year":"2016","unstructured":"P. Chi 2016 . PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 27--39 . P. Chi et al. 2016. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 27--39."},{"key":"e_1_3_2_1_19_1","unstructured":"S. Merity etal 2016. Pointer Sentinel Mixture Models. (2016). arXiv:1609.07843  S. Merity et al. 2016. Pointer Sentinel Mixture Models. (2016). arXiv:1609.07843"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/646517.696326"},{"key":"e_1_3_2_1_21_1","volume-title":"Zaremba et al","year":"2014","unstructured":"Wo. Zaremba et al . 2014 . Recurrent Neural Network Regularization . (2014). arXiv:1409.2329 Wo. Zaremba et al. 2014. Recurrent Neural Network Regularization. (2014). arXiv:1409.2329"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3038912.3052569"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824926"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.852529"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415665","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:51Z","timestamp":1750197771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415665"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":24,"alternative-id":["10.1145\/3400302.3415665","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415665","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}