{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,28]],"date-time":"2025-09-28T20:42:40Z","timestamp":1759092160880,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415669","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:19:19Z","timestamp":1608254359000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["NNgSAT"],"prefix":"10.1145","author":[{"given":"Kimia Zamiri","family":"Azar","sequence":"first","affiliation":[{"name":"George Mason University"}]},{"given":"Hadi Mardani","family":"Kamali","sequence":"additional","affiliation":[{"name":"George Mason University"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"George Mason University"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Watermarking Techniques for Intellectual Property Protection. In Design Automation Conference (DAC). 776--781","author":"Kahng A. B.","year":"1998","unstructured":"A. B. Kahng 1998 . Watermarking Techniques for Intellectual Property Protection. In Design Automation Conference (DAC). 776--781 . A. B. Kahng et al. 1998. Watermarking Techniques for Intellectual Property Protection. In Design Automation Conference (DAC). 776--781."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"volume-title":"TimingSAT: Timing Profile Embedded SAT Attack. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--6.","author":"Chakraborty A.","key":"e_1_3_2_1_3_1","unstructured":"A. Chakraborty , Y. Liu , and A. Srivastava . 2018 . TimingSAT: Timing Profile Embedded SAT Attack. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--6. A. Chakraborty, Y. Liu, and A. Srivastava. 2018. TimingSAT: Timing Profile Embedded SAT Attack. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--6."},{"volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC). 358--363","author":"Rezaei A.","key":"e_1_3_2_1_4_1","unstructured":"A. Rezaei , Y. Li , Y. Shen , S. Kong , and H. Zhou . 2019. CycSAT-unresolvable Cyclic Logic Encryption using Unreachable States . In Asia and South Pacific Design Automation Conference (ASP-DAC). 358--363 . A. Rezaei, Y. Li, Y. Shen, S. Kong, and H. Zhou. 2019. CycSAT-unresolvable Cyclic Logic Encryption using Unreachable States. In Asia and South Pacific Design Automation Conference (ASP-DAC). 358--363."},{"volume-title":"Automation & Test in Europe (DATE) Conference. 85--90","author":"Rezaei A.","key":"e_1_3_2_1_5_1","unstructured":"A. Rezaei , Y. Shen , S. Kong , J. Gu , and H. Zhou . 2018. Cyclic Locking and Memristor-based Obfuscation against CycSAT and inside Foundry Attacks. In Design , Automation & Test in Europe (DATE) Conference. 85--90 . A. Rezaei, Y. Shen, S. Kong, J. Gu, and H. Zhou. 2018. Cyclic Locking and Memristor-based Obfuscation against CycSAT and inside Foundry Attacks. In Design, Automation & Test in Europe (DATE) Conference. 85--90."},{"key":"e_1_3_2_1_6_1","volume-title":"Trends in the Global IC Design Service Market. DIGITIMES research","author":"Yeh A.","year":"2012","unstructured":"A. Yeh . 2012. Trends in the Global IC Design Service Market. DIGITIMES research ( 2012 ). A. Yeh. 2012. Trends in the Global IC Design Service Market. DIGITIMES research (2012)."},{"key":"e_1_3_2_1_7_1","first-page":"459","article-title":"Hard and Easy Distributions of SAT Problems","volume":"92","author":"D. Mitchell","year":"1992","unstructured":"D. Mitchell et al. 1992 . Hard and Easy Distributions of SAT Problems . In AAAI , Vol. 92. 459 -- 465 . D. Mitchell et al. 1992. Hard and Easy Distributions of SAT Problems. In AAAI, Vol. 92. 459--465.","journal-title":"AAAI"},{"key":"e_1_3_2_1_8_1","volume-title":"ADAM: A Method for Stochastic Optimization. arXiv preprint arXiv:1412.6980","author":"Kingma D. P.","year":"2014","unstructured":"D. P. Kingma 2014 . ADAM: A Method for Stochastic Optimization. arXiv preprint arXiv:1412.6980 (2014). D. P. Kingma et al. 2014. ADAM: A Method for Stochastic Optimization. arXiv preprint arXiv:1412.6980 (2014)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"D. Sirone and P. Subramanayan. 2020. Functional Aanalysis Attacks on Logic Locking. IEEE Transactions on Information Forensics and Security (2020).  D. Sirone and P. Subramanayan. 2020. Functional Aanalysis Attacks on Logic Locking. IEEE Transactions on Information Forensics and Security (2020).","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"e_1_3_2_1_10_1","unstructured":"D. Selsam et al. [n.d.]. Guiding high-performance SAT solvers with unsat-core predictions.  D. Selsam et al. [n.d.]. Guiding high-performance SAT solvers with unsat-core predictions."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"G. Contreras Md. T. Rahman and M. Tehranipoor. 2013. Secure Split-Test for Preventing IC Piracy by Untrusted Foundry and Assembly. In Int'l Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS). 196--203.  G. Contreras Md. T. Rahman and M. Tehranipoor. 2013. Secure Split-Test for Preventing IC Piracy by Untrusted Foundry and Assembly. In Int'l Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS). 196--203.","DOI":"10.1109\/DFT.2013.6653606"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"G. Kolhe et al. 2019. Security and Complexity Analysis of LUT-based Obfuscation: From Blueprint to Reality. In IEEE\/ACM Int'l Conference on Computer-Aided Design (ICCAD). 1--8.  G. Kolhe et al. 2019. Security and Complexity Analysis of LUT-based Obfuscation: From Blueprint to Reality. In IEEE\/ACM Int'l Conference on Computer-Aided Design (ICCAD). 1--8.","DOI":"10.1109\/ICCAD45719.2019.8942100"},{"key":"e_1_3_2_1_13_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 91--96","author":"Zhang G. L.","year":"2018","unstructured":"G. L. Zhang 2018 . TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing. In 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 91--96 . G. L. Zhang et al. 2018. TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 91--96."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415667"},{"volume-title":"On Designing Secure and Robust Scan Chain for Protecting Obfuscated Logic. In Great Lakes Symposium on VLSI (GLSVLSI). 1--6.","author":"Kamali H. M.","key":"e_1_3_2_1_17_1","unstructured":"H. M. Kamali , K. Z. Azar , H. Homayoun , and A. Sasan . 2020 . On Designing Secure and Robust Scan Chain for Protecting Obfuscated Logic. In Great Lakes Symposium on VLSI (GLSVLSI). 1--6. H. M. Kamali, K. Z. Azar, H. Homayoun, and A. Sasan. 2020. On Designing Secure and Robust Scan Chain for Protecting Obfuscated Logic. In Great Lakes Symposium on VLSI (GLSVLSI). 1--6."},{"volume-title":"Connectivity and Routing Augmentation Model for Building Logic Encryption. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 153--159","author":"Kamali H. M.","key":"e_1_3_2_1_18_1","unstructured":"H. M. Kamali , K. Z. Azar , H. Homayoun , and A. Sasan . 2020. SCRAMBLE: The State , Connectivity and Routing Augmentation Model for Building Logic Encryption. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 153--159 . H. M. Kamali, K. Z. Azar, H. Homayoun, and A. Sasan. 2020. SCRAMBLE: The State, Connectivity and Routing Augmentation Model for Building Logic Encryption. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 153--159."},{"volume-title":"LUT-lock: A Novel LUT-based Logic Obfuscation for FPGA-bitstream and ASIC-hardware Protection. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 405--410","author":"Kamali H. M.","key":"e_1_3_2_1_19_1","unstructured":"H. M. Kamali , K. Z. Azar , K. Gaj , H. Homayoun , and A. Sasan . 2018 . LUT-lock: A Novel LUT-based Logic Obfuscation for FPGA-bitstream and ASIC-hardware Protection. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 405--410 . H. M. Kamali, K. Z. Azar, K. Gaj, H. Homayoun, and A. Sasan. 2018. LUT-lock: A Novel LUT-based Logic Obfuscation for FPGA-bitstream and ASIC-hardware Protection. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 405--410."},{"volume-title":"CycSAT: SAT-based Attack on Cyclic Logic Encryptions. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 49--56","author":"Zhou H.","key":"e_1_3_2_1_20_1","unstructured":"H. Zhou , R. Jiang , and S. Kong . 2017 . CycSAT: SAT-based Attack on Cyclic Logic Encryptions. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 49--56 . H. Zhou, R. Jiang, and S. Kong. 2017. CycSAT: SAT-based Attack on Cyclic Logic Encryptions. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 49--56."},{"key":"e_1_3_2_1_21_1","volume-title":"Long short-term memory. Neural computation 9, 8","author":"Hochreiter Sepp","year":"1997","unstructured":"Sepp Hochreiter and J\u00fcrgen Schmidhuber . 1997. Long short-term memory. Neural computation 9, 8 ( 1997 ), 1735--1780. Sepp Hochreiter and J\u00fcrgen Schmidhuber. 1997. Long short-term memory. Neural computation 9, 8 (1997), 1735--1780."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"volume-title":"Security Analysis of Integrated Circuit Camouflaging. In ACM SIGSAC Conference on Computer & Communications Security (CCS). 709--720","author":"Rajendran J.","key":"e_1_3_2_1_23_1","unstructured":"J. Rajendran , M. Sam , O. Sinanoglu , and R. Karri . 2013 . Security Analysis of Integrated Circuit Camouflaging. In ACM SIGSAC Conference on Computer & Communications Security (CCS). 709--720 . J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri. 2013. Security Analysis of Integrated Circuit Camouflaging. In ACM SIGSAC Conference on Computer & Communications Security (CCS). 709--720."},{"volume-title":"Security Analysis of Logic Obfuscation. In Design Automation Conference (DAC). 83--89","author":"Rajendran J.","key":"e_1_3_2_1_24_1","unstructured":"J. Rajendran , Y. Pino , O. Sinanoglu , and R. Karri . 2012 . Security Analysis of Logic Obfuscation. In Design Automation Conference (DAC). 83--89 . J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri. 2012. Security Analysis of Logic Obfuscation. In Design Automation Conference (DAC). 83--89."},{"volume-title":"IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--7.","author":"Shamsi K.","key":"e_1_3_2_1_25_1","unstructured":"K. Shamsi , D. Z. Pan , and Y. Jin . 2019 . IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--7. K. Shamsi, D. Z. Pan, and Y. Jin. 2019. IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--7."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194580"},{"volume-title":"AppSAT: Approximately Deobfuscating Integrated Circuits. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 95--100","author":"Shamsi K.","key":"e_1_3_2_1_27_1","unstructured":"K. Shamsi , M. Li , T. Meade , Z. Zhao , D. Z. Pan , and Y. Jin . 2017 . AppSAT: Approximately Deobfuscating Integrated Circuits. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 95--100 . K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin. 2017. AppSAT: Approximately Deobfuscating Integrated Circuits. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 95--100."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"e_1_3_2_1_29_1","volume-title":"COMA: Communication and Obfuscation Management Architecture. In International Symposium on Research in Attacks, Intrusions and Defenses (RAID). 181--195","author":"Azar K. Z.","year":"2019","unstructured":"K. Z. Azar 2019 . COMA: Communication and Obfuscation Management Architecture. In International Symposium on Research in Attacks, Intrusions and Defenses (RAID). 181--195 . K. Z. Azar et al. 2019. COMA: Communication and Obfuscation Management Architecture. In International Symposium on Research in Attacks, Intrusions and Defenses (RAID). 181--195."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"K. Z. Azar H. M. Kamali H. Homayoun and A. Sasan. 2019. SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems (CHES) (2019) 97--122.  K. Z. Azar H. M. Kamali H. Homayoun and A. Sasan. 2019. SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems (CHES) (2019) 97--122.","DOI":"10.46586\/tches.v2019.i1.97-122"},{"volume-title":"Great Lakes Symposium on VLSI (GLSVLSI). 471--476","author":"Azar K. Z.","key":"e_1_3_2_1_31_1","unstructured":"K. Z. Azar , H. M. Kamali , H. Homayoun , and A. Sasan . 2019. Threats on logic locking: A decade later . In Great Lakes Symposium on VLSI (GLSVLSI). 471--476 . K. Z. Azar, H. M. Kamali, H. Homayoun, and A. Sasan. 2019. Threats on logic locking: A decade later. In Great Lakes Symposium on VLSI (GLSVLSI). 471--476."},{"volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 33--40","author":"Massad M. El","key":"e_1_3_2_1_32_1","unstructured":"M. El Massad , S. Garg , and M. Tripunitara . 2017. Reverse Engineering Camouflaged Sequential Circuits without Scan Access . In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 33--40 . M. El Massad, S. Garg, and M. Tripunitara. 2017. Reverse Engineering Camouflaged Sequential Circuits without Scan Access. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 33--40."},{"volume-title":"IC Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes. In Network and Distributed System Security Symposium (NDSS). 1--14","author":"Massad M. El","key":"e_1_3_2_1_33_1","unstructured":"M. El Massad , S. Garg , and M. V. Tripunitara . 2015 . IC Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes. In Network and Distributed System Security Symposium (NDSS). 1--14 . M. El Massad, S. Garg, and M. V. Tripunitara. 2015. IC Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes. In Network and Distributed System Security Symposium (NDSS). 1--14."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"M. Li et al. 2017. Provably Secure Camouflaging Strategy for IC Protection. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems (2017).  M. Li et al. 2017. Provably Secure Camouflaging Strategy for IC Protection. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems (2017).","DOI":"10.1145\/2966986.2967065"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"M. M. Tehranipoor and F. Koushanfar. 2010. A Survey of Hardware Trojan Taxonomy and Detection. IEEE design & test of computers 27 1 (2010) 10--25.  M. M. Tehranipoor and F. Koushanfar. 2010. A Survey of Hardware Trojan Taxonomy and Detection. IEEE design & test of computers 27 1 (2010) 10--25.","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2017.7906898"},{"key":"e_1_3_2_1_37_1","first-page":"1283","article-title":"A Primer on Hardware Security","volume":"102","author":"Rostami M.","year":"2014","unstructured":"M. Rostami , F. Koushanfar , and R. Karri . 2014 . A Primer on Hardware Security : Models, Methods, and Metrics. Proc. IEEE 102 , 8 (2014), 1283 -- 1295 . M. Rostami, F. Koushanfar, and R. Karri. 2014. A Primer on Hardware Security: Models, Methods, and Metrics. Proc. IEEE 102, 8 (2014), 1283--1295.","journal-title":"Models, Methods, and Metrics. Proc. IEEE"},{"volume-title":"ACM SIGSAC Conference on Computer and Communications Security (CCS). 1601--1618","author":"Yasin M.","key":"e_1_3_2_1_38_1","unstructured":"M. Yasin , A. Sengupta , M. T. Nabeel , M. Ashraf , J. Rajendran , and O. Sinanoglu . 2017. Provably-Secure Logic Locking: From Theory to Practice . In ACM SIGSAC Conference on Computer and Communications Security (CCS). 1601--1618 . M. Yasin, A. Sengupta, M. T. Nabeel, M. Ashraf, J. Rajendran, and O. Sinanoglu. 2017. Provably-Secure Logic Locking: From Theory to Practice. In ACM SIGSAC Conference on Computer and Communications Security (CCS). 1601--1618."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"M. Yasin B. Mazumdar J. Rajendran and O. Sinanoglu. 2016. SARLock: SAT Attack Resistant Logic Locking. In IEEE Int'l Symposium on Hardware Oriented Security and Trust (HOST). 236--241.  M. Yasin B. Mazumdar J. Rajendran and O. Sinanoglu. 2016. SARLock: SAT Attack Resistant Logic Locking. In IEEE Int'l Symposium on Hardware Oriented Security and Trust (HOST). 236--241.","DOI":"10.1109\/HST.2016.7495588"},{"key":"e_1_3_2_1_40_1","unstructured":"M. Yasin B. Mazumdar O. Sinanoglu and J. Rajendran. 2017. Removal Attacks on Logic Locking and Camouflaging Techniques. IEEE Transactions on Emerging Topics in Computing (2017).  M. Yasin B. Mazumdar O. Sinanoglu and J. Rajendran. 2017. Removal Attacks on Logic Locking and Camouflaging Techniques. IEEE Transactions on Emerging Topics in Computing (2017)."},{"volume-title":"Security Analysis of Anti-SAT. In Asia and South Pacific Design Automation Conference (ASP-DAC). 342--347","author":"Yasin M.","key":"e_1_3_2_1_41_1","unstructured":"M. Yasin , B. Mazumdar , O. Sinanoglu , and J. Rajendran . 2017 . Security Analysis of Anti-SAT. In Asia and South Pacific Design Automation Conference (ASP-DAC). 342--347 . M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran. 2017. Security Analysis of Anti-SAT. In Asia and South Pacific Design Automation Conference (ASP-DAC). 342--347."},{"volume-title":"Attack on Locked Circuits with Restricted Scan Chain Access. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD).","author":"Limaye N.","key":"e_1_3_2_1_42_1","unstructured":"N. Limaye , A. Sengupta , M. Nabeel , and O. Sinanoglu . 2019. Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). N. Limaye, A. Sengupta, M. Nabeel, and O. Sinanoglu. 2019. Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)."},{"volume-title":"Evaluating the Security of Logic Encryption Algorithms. In International Symposium on Hardware Oriented Security and Trust (HOST). 137--143","author":"Subramanyan P.","key":"e_1_3_2_1_44_1","unstructured":"P. Subramanyan , S. Ray , and S. Malik . 2015 . Evaluating the Security of Logic Encryption Algorithms. In International Symposium on Hardware Oriented Security and Trust (HOST). 137--143 . P. Subramanyan, S. Ray, and S. Malik. 2015. Evaluating the Security of Logic Encryption Algorithms. In International Symposium on Hardware Oriented Security and Trust (HOST). 137--143."},{"key":"e_1_3_2_1_45_1","unstructured":"R. P. Cocchi L. W. Chow J. P. Baukus and B. J. Wang. 2013. Method and Apparatus for Camouflaging a Standard Cell based Integrated Circuit with Micro Circuits and Post Processing. US Patent.  R. P. Cocchi L. W. Chow J. P. Baukus and B. J. Wang. 2013. Method and Apparatus for Camouflaging a Standard Cell based Integrated Circuit with Micro Circuits and Post Processing. US Patent."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"crossref","unstructured":"S. E. Quadir etal 2016. A Survey on Chip to System Reverse Engineering. ACM journal on emerging technologies in computing systems (JETC) 13 1 (2016) 1--34.  S. E. Quadir et al. 2016. A Survey on Chip to System Reverse Engineering. ACM journal on emerging technologies in computing systems (JETC) 13 1 (2016) 1--34.","DOI":"10.1145\/2755563"},{"key":"e_1_3_2_1_47_1","unstructured":"S. Roshanisefat et al. 2020. SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2020) 1--14.  S. Roshanisefat et al. 2020. SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2020) 1--14."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"volume-title":"VLSI Test Symposium (VTS). 1--6.","author":"Roshanisefat S.","key":"e_1_3_2_1_49_1","unstructured":"S. Roshanisefat , H. M. Kamali , K. Z. Azar , S. M. P. Dinakarrao , N. Karimi , H. Homayoun , and A. Sasan , 2020. DFSSD: Deep Faults and Shallow State Duality, A Provably Strong Obfuscation Solution for Circuits with Restricted Access to Scan Chain . In VLSI Test Symposium (VTS). 1--6. S. Roshanisefat, H. M. Kamali, K. Z. Azar, S. M. P. Dinakarrao, N. Karimi, H. Homayoun, and A. Sasan, 2020. DFSSD: Deep Faults and Shallow State Duality, A Provably Strong Obfuscation Solution for Circuits with Restricted Access to Scan Chain. In VLSI Test Symposium (VTS). 1--6."},{"key":"e_1_3_2_1_50_1","volume-title":"Learning a SAT solver from single-bit supervision. arXiv preprint arXiv:1802.03685","author":"Selsam Daniel","year":"2018","unstructured":"Daniel Selsam , Matthew Lamm , Benedikt B\u00fcnz , Percy Liang , Leonardo de Moura , and David L Dill . 2018. Learning a SAT solver from single-bit supervision. arXiv preprint arXiv:1802.03685 ( 2018 ). Daniel Selsam, Matthew Lamm, Benedikt B\u00fcnz, Percy Liang, Leonardo de Moura, and David L Dill. 2018. Learning a SAT solver from single-bit supervision. arXiv preprint arXiv:1802.03685 (2018)."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772817"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772817"},{"volume-title":"International Conference on Cryptographic Hardware and Embedded Systems (CHES). 189--210","author":"Xu X.","key":"e_1_3_2_1_53_1","unstructured":"X. Xu , B. Shakya , M. M. Tehranipoor , and D. Forte . 2017. Novel Bypass Attack and BDD-based Tradeoff Analysis against all Known Logic Locking Attacks . In International Conference on Cryptographic Hardware and Embedded Systems (CHES). 189--210 . X. Xu, B. Shakya, M. M. Tehranipoor, and D. Forte. 2017. Novel Bypass Attack and BDD-based Tradeoff Analysis against all Known Logic Locking Attacks. In International Conference on Cryptographic Hardware and Embedded Systems (CHES). 189--210."},{"volume-title":"Active Hardware Metering for Intellectual Property Protection and Security. In USENIX Security Symposium. 291--306","author":"Alkabani Y.","key":"e_1_3_2_1_54_1","unstructured":"Y. Alkabani and F. Koushanfar . 2007 . Active Hardware Metering for Intellectual Property Protection and Security. In USENIX Security Symposium. 291--306 . Y. Alkabani and F. Koushanfar. 2007. Active Hardware Metering for Intellectual Property Protection and Security. In USENIX Security Symposium. 291--306."},{"volume-title":"Proceedings of the on Great Lakes Symposium on VLSI (GLSVLSI). 179--184","author":"Shen Y.","key":"e_1_3_2_1_55_1","unstructured":"Y. Shen and H. Zhou . 2017. Double-Dip: Re-evaluating Security of Logic Encryption Algorithms . In Proceedings of the on Great Lakes Symposium on VLSI (GLSVLSI). 179--184 . Y. Shen and H. Zhou. 2017. Double-Dip: Re-evaluating Security of Logic Encryption Algorithms. In Proceedings of the on Great Lakes Symposium on VLSI (GLSVLSI). 179--184."},{"volume-title":"Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC). 657--662","author":"Shen Y.","key":"e_1_3_2_1_56_1","unstructured":"Y. Shen , Y. Li , A. Rezaei , S. Kong , D. Dlott , and H. Zhou , Hai . 2019. BeSAT: behavioral SAT-based attack on cyclic logic encryption . In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC). 657--662 . Y. Shen, Y. Li, A. Rezaei, S. Kong, D. Dlott, and H. Zhou, Hai. 2019. BeSAT: behavioral SAT-based attack on cyclic logic encryption. In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC). 657--662."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"Y. Xie and A. Srivastava. 2016. Mitigating Sat Attack on Logic Locking. In Int'l Conference on Cryptographic Hardware and Embedded Systems (CHES). 127--146.  Y. Xie and A. Srivastava. 2016. Mitigating Sat Attack on Logic Locking. In Int'l Conference on Cryptographic Hardware and Embedded Systems (CHES). 127--146.","DOI":"10.1007\/978-3-662-53140-2_7"},{"volume-title":"Proceedings of Design Automation Conference (DAC). 1--6.","author":"Xie Y.","key":"e_1_3_2_1_58_1","unstructured":"Y. Xie and A. Srivastava . 2017. Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction . In Proceedings of Design Automation Conference (DAC). 1--6. Y. Xie and A. Srivastava. 2017. Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction. In Proceedings of Design Automation Conference (DAC). 1--6."}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"],"location":"Virtual Event USA","acronym":"ICCAD '20"},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415669","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:52Z","timestamp":1750197772000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415669"}},"subtitle":["neural network guided SAT attack on logic locked complex structures"],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":57,"alternative-id":["10.1145\/3400302.3415669","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415669","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}