{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T18:15:57Z","timestamp":1775844957339,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415678","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:19:19Z","timestamp":1608254359000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["XOR-CIM"],"prefix":"10.1145","author":[{"given":"Shanshi","family":"Huang","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongwu","family":"Jiang","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wantong","family":"Li","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2953855"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"e_1_3_2_1_5_1","volume-title":"A 1Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors,\" IEEE International Solid-State Circuits Conference (ISSCC)","author":"Xue C.X.","year":"2019"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"P. Jain etal \"A 3.6 Mb 10.1 Mb\/mm2 embedded non-volatile ReRAM macro in 22nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5 V with sensing time of 5ns at 0.7 V \" IEEE International Solid-State Circuits Conference (ISSCC) 2019.  P. Jain et al. \"A 3.6 Mb 10.1 Mb\/mm 2 embedded non-volatile ReRAM macro in 22nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5 V with sensing time of 5ns at 0.7 V \" IEEE International Solid-State Circuits Conference (ISSCC) 2019.","DOI":"10.1109\/ISSCC.2019.8662393"},{"key":"e_1_3_2_1_7_1","volume-title":"An N40 256K\u00d7 44 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance,\" IEEE International Solid-State Circuits Conference (ISSCC)","author":"Chou C.-C.","year":"2018"},{"key":"e_1_3_2_1_8_1","volume-title":"A 7nm 256Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-Vmin applications,\" IEEE International Solid-State Circuits Conference (ISSCC)","author":"Chang J.","year":"2017"},{"key":"e_1_3_2_1_9_1","volume-title":"DNN+ NeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies,\" IEEE International Electron Devices Meeting (IEDM)","author":"Peng X.","year":"2019"},{"key":"e_1_3_2_1_10_1","volume-title":"A twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning,\" IEEE International Solid-State Circuits Conference (ISSCC)","author":"Si X.","year":"2019"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"e_1_3_2_1_12_1","volume-title":"In-datacenter performance analysis of a tensor processing unit,\" IEEE International Symposium on Computer Architecture (ISCA)","author":"Jouppi N.P.","year":"2017"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_1_14_1","volume-title":"Very deep convolutional networks for large-scale image recognition,\" International Conference on Learning Representations (ICLR)","author":"Simonyan K.","year":"2015"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_3_2_1_16_1","volume-title":"A 7nm FinFET SRAM using EUV lithography with dual write-driver-assist circuitry for low-voltage applications,\" IEEE International Solid-State Circuits Conference (ISSCC)","author":"Song T.","year":"2018"},{"key":"e_1_3_2_1_17_1","volume-title":"Parallelizing SRAM arrays with customized bit-cell for binary neural networks,\" IEEE\/ACM Design Automation Conference (DAC)","author":"Liu R.","year":"2018"},{"key":"e_1_3_2_1_18_1","volume-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks,\" European Conference on Computer Vision (ECCV)","author":"Rastegari M.","year":"2016"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980533"},{"key":"e_1_3_2_1_20_1","volume-title":"A 42pJ\/decision 3.12TOPS\/W robust in-memory machine learning classifier with on-chip training,\" IEEE International Solid - State Circuits Conference (ISSCC)","author":"Gonugondla S. K.","year":"2018"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"e_1_3_2_1_22_1","volume-title":"A 28nm 64Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips,\" IEEE International Solid-State Circuits Conference (ISSCC)","author":"Su J.-W.","year":"2020"},{"key":"e_1_3_2_1_23_1","volume-title":"Cloning physically unclonable functions,\" IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)","author":"Helfmeier C.","year":"2013"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287695"},{"key":"e_1_3_2_1_25_1","volume-title":"Enabling secure in-memory neural network computing by sparse fast gradient encryption.\" IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Cai Y.","year":"2019"},{"key":"e_1_3_2_1_26_1","volume-title":"Deep residual learning for image recognition,\" IEEE Conference on Computer Vision and Pattern Recognition (CVPR)","author":"He K.","year":"2016"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"W.-S. Khwa etal \"A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors \" IEEE International Solid-State Circuits Conference (ISSCC) 2018.  W.-S. Khwa et al. \"A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors \" IEEE International Solid-State Circuits Conference (ISSCC) 2018.","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"e_1_3_2_1_28_1","volume-title":"A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors,\" IEEE International Solid-State Circuits Conference (ISSCC)","author":"Chen W.","year":"2018"},{"key":"e_1_3_2_1_29_1","volume-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients,\" arXiv preprint arXiv:1606.06160","author":"Zhou S.","year":"2016"},{"key":"e_1_3_2_1_30_1","volume-title":"Optimizing weight mapping and data flow for convolutional neural networks on RRAM based processing-in-memory architecture,\" IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Peng X.","year":"2019"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415678","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:52Z","timestamp":1750197772000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415678"}},"subtitle":["compute-in-memory SRAM architecture with embedded XOR encryption"],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":30,"alternative-id":["10.1145\/3400302.3415678","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415678","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}