{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T18:17:46Z","timestamp":1759342666593,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415679","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:19:19Z","timestamp":1608254359000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Hessian-driven unequal protection of DNN parameters for robust inference"],"prefix":"10.1145","author":[{"given":"Saurabh","family":"Dash","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"volume-title":"PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory. In ISCA. 27--39.","year":"2016","author":"Ping Chi","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"J. Deng W. Dong R. Socher L.-J. Li K. Li and L. Fei-Fei. 2009. ImageNet: A Large-Scale Hierarchical Image Database. In CVPR09.  J. Deng W. Dong R. Socher L.-J. Li K. Li and L. Fei-Fei. 2009. ImageNet: A Large-Scale Hierarchical Image Database. In CVPR09.","DOI":"10.1109\/CVPR.2009.5206848"},{"volume-title":"Learning to Prune Deep Neural Networks via Layer-wise Optimal Brain Surgeon. CoRR abs\/1705.07565","year":"2017","author":"Dong Xin","key":"e_1_3_2_1_4_1"},{"volume-title":"Neural Cache: Bit-serial In-cache Acceleration of Deep Neural Networks. In ISCA. 383--396.","year":"2018","author":"Eckert","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","unstructured":"Noah Golmant et al. [n.d.]. pytorch-hessian-eigenthings: efficient PyTorch Hessian eigendecomposition.  Noah Golmant et al. [n.d.]. pytorch-hessian-eigenthings: efficient PyTorch Hessian eigendecomposition."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"e_1_3_2_1_8_1","unstructured":"Babak Hassibi et al. 1993. Optimal Brain Surgeon: Extensions and Performance Comparisons. In NeurIPS.  Babak Hassibi et al. 1993. Optimal Brain Surgeon: Extensions and Performance Comparisons. In NeurIPS."},{"key":"e_1_3_2_1_9_1","unstructured":"Kaiming He et al. 2015. Deep Residual Learning for Image Recognition. CVPR (2015) 770--778.  Kaiming He et al. 2015. Deep Residual Learning for Image Recognition. CVPR (2015) 770--778."},{"volume-title":"Weinberger","year":"2016","author":"Huang Gao","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","first-page":"164","article-title":"A Power-Aware Digital Multilayer Perceptron Accelerator with On-Chip Training Based on Approximate Computing","volume":"5","author":"D. Kim","year":"2017","journal-title":"TETC"},{"key":"e_1_3_2_1_12_1","unstructured":"Jong Hwan Ko etal 2017. Adaptive Weight Compression for Memory-efficient Neural Networks. In DATE. 199--204.  Jong Hwan Ko et al. 2017. Adaptive Weight Compression for Memory-efficient Neural Networks. In DATE. 199--204."},{"volume-title":"Quantizing deep convolutional networks for efficient inference: A whitepaper. CoRR abs\/1806.08342","year":"2018","author":"Krishnamoorthi Raghuraman","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","unstructured":"Alex Krizhevsky Vinod Nair and Geoffrey Hinton. [n.d.]. CIFAR-10. ([n. d.]). http:\/\/www.cs.toronto.edu\/~kriz\/cifar.html  Alex Krizhevsky Vinod Nair and Geoffrey Hinton. [n.d.]. CIFAR-10. ([n. d.]). http:\/\/www.cs.toronto.edu\/~kriz\/cifar.html"},{"key":"e_1_3_2_1_15_1","unstructured":"Levent Sagun et al. [n.d.]. Empirical Analysis of the Hessian of Over-Parametrized Neural Networks. CoRR abs\/1706.04454 ([n. d.]).  Levent Sagun et al. [n.d.]. Empirical Analysis of the Hessian of Over-Parametrized Neural Networks. CoRR abs\/1706.04454 ([n. d.])."},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1425--1430","author":"Li H.","key":"e_1_3_2_1_16_1"},{"volume-title":"2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--8.","author":"Lin M.","key":"e_1_3_2_1_17_1"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD '18)","author":"Yun","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","unstructured":"Y. Long et al. 2019. A Ferroelectric FET based Processing-in-Memory Architecture for DNN Acceleration. IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (2019) 1--1.  Y. Long et al. 2019. A Ferroelectric FET based Processing-in-Memory Architecture for DNN Acceleration. IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (2019) 1--1."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240770"},{"volume-title":"Design of Reliable DNN Accelerator with Un-reliable ReRAM. DATE","year":"2019","author":"Long Yun","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"e_1_3_2_1_23_1","first-page":"4790","article-title":"On Connected Sublevel Sets in Deep Learning","volume":"97","author":"Nguyen Quynh","year":"2019","journal-title":"ICML"},{"volume-title":"Fundamental Understanding and Control of Device-to-Device Variation in Deeply Scaled Ferroelectric FETs. In 2019 Symposium on VLSI Technology. T40--T41","author":"Ni K.","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","unstructured":"Adam Paszke et al. 2017. Automatic differentiation in PyTorch. (2017).  Adam Paszke et al. 2017. Automatic differentiation in PyTorch. (2017)."},{"volume-title":"SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 58--70","author":"Qin E.","key":"e_1_3_2_1_26_1"},{"volume-title":"Inverted Residuals and Linear Bottlenecks: Mobile Networks for Classification, Detection and Segmentation. CoRR abs\/1801.04381","year":"2018","author":"Sandler Mark","key":"e_1_3_2_1_27_1"},{"volume-title":"ISAAC: A Convolutional Neural Network Accelerator with In-situ Analog Arithmetic in Crossbars. In ISCA. 14--26.","year":"2016","author":"Ali Shafiee","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"L. Song X. Qian H. Li and Y. Chen. 2017. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In HPCA. 541--552.  L. Song X. Qian H. Li and Y. Chen. 2017. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In HPCA. 541--552.","DOI":"10.1109\/HPCA.2017.55"},{"volume-title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC). 224--226","author":"Wang J.","key":"e_1_3_2_1_30_1"},{"volume-title":"HAQ: Hardware-Aware Automated Quantization with Mixed Precision. arXiv:cs.CV\/1811.08886","year":"2018","author":"Wang Kuan","key":"e_1_3_2_1_31_1"},{"key":"e_1_3_2_1_32_1","first-page":"58","article-title":"Accelerated Stochastic Power Iteration","volume":"84","author":"Peng Xu","year":"2018","journal-title":"AISTATS"},{"volume-title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC). 388--390","author":"Xue C.","key":"e_1_3_2_1_33_1"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"],"location":"Virtual Event USA","acronym":"ICCAD '20"},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415679","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:52Z","timestamp":1750197772000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415679"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":34,"alternative-id":["10.1145\/3400302.3415679","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415679","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}