{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:05:08Z","timestamp":1772906708287,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415681","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:17:48Z","timestamp":1608254268000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["CONTRA"],"prefix":"10.1145","author":[{"given":"Debjyoti","family":"Bhattacharjee","sequence":"first","affiliation":[{"name":"IMEC, Leuven, Belgium"}]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}]},{"given":"Srijit","family":"Dutta","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Samsung Digital City, South Korea"}]},{"given":"Ronny","family":"Ronen","sequence":"additional","affiliation":[{"name":"Technion-Israel Institute of Technology, Haifa, Israel"}]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[{"name":"Technion-Israel Institute of Technology, Haifa, Israel"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"e_1_3_2_1_3_1","volume-title":"SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput","author":"Ben-Hur Rotem","year":"2019"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Debjyoti Bhattacharjee Luca Amaru and Anupam Chattopadhyay. 2018. Technology-aware logic synthesis for ReRAM based in-memory computing. In DATE. 1435--1440.  Debjyoti Bhattacharjee Luca Amaru and Anupam Chattopadhyay. 2018. Technology-aware logic synthesis for ReRAM based in-memory computing. In DATE. 1435--1440.","DOI":"10.23919\/DATE.2018.8342237"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Debjyoti Bhattacharjee Rajeswari Devadoss and Anupam Chattopadhyay. 2017. ReVAMP: ReRAM based VLIW architecture for in-memory computing. In DATE. 782--787.  Debjyoti Bhattacharjee Rajeswari Devadoss and Anupam Chattopadhyay. 2017. ReVAMP: ReRAM based VLIW architecture for in-memory computing. In DATE. 782--787.","DOI":"10.23919\/DATE.2017.7927095"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858298"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2964671"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"P. E. Gaillardon L. Amar\u00fa A. Siemon E. Linn R. Waser A. Chattopadhyay and G. De Micheli. 2016. The Programmable Logic-in-Memory (PLiM) computer. In DATE. 427--432.  P. E. Gaillardon L. Amar\u00fa A. Siemon E. Linn R. Waser A. Chattopadhyay and G. De Micheli. 2016. The Programmable Logic-in-Memory (PLiM) computer. In DATE. 427--432.","DOI":"10.3850\/9783981537079_0970"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2763171"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.053631137"},{"key":"e_1_3_2_1_12_1","volume-title":"Mottaqiallah Taouil, Koen Bertels, Henk Corporaal, Hailong Jiao, Francky Catthoor, Dirk Wouters, Linn Eike, et al.","author":"Hamdioui Said","year":"2015"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 36th International Conference on Computer-Aided Design. 225--232","author":"Hur Rotem Ben","year":"2017"},{"key":"e_1_3_2_1_15_1","volume-title":"SLIM: Simultaneous Logic-in-Memory Computing Exploiting Bilayer Analog OxRAM Devices. Scientific reports 10, 1","author":"Kingra Sandeep Kaur","year":"2020"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_3_2_1_17_1","unstructured":"Chia-Fu Lee Hon-Jarn Lin Chiu-Wang Lien Yu-Der Chih and Jonathan Chang. 2017. A 1.4 Mb 40-nm embedded ReRAM macro with 0.07 um 2 bit cell 2.7 mA\/100MHz low-power read and hybrid write verify for high endurance application In 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC). IEEE 9--12.  Chia-Fu Lee Hon-Jarn Lin Chiu-Wang Lien Yu-Der Chih and Jonathan Chang. 2017. A 1.4 Mb 40-nm embedded ReRAM macro with 0.07 um 2 bit cell 2.7 mA\/100MHz low-power read and hybrid write verify for high endurance application In 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC). IEEE 9--12."},{"key":"e_1_3_2_1_18_1","volume-title":"NanoArch","author":"Lehtonen Eero"},{"key":"e_1_3_2_1_19_1","volume-title":"Two memristors suffice to compute all Boolean functions. Electronics letters 46, 3","author":"Lehtonen Eero","year":"2010"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750064"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898107"},{"key":"e_1_3_2_1_25_1","volume-title":"ABC: A System for Sequential Synthesis and Verification","author":"Berkeley Logic Synthesis and Verification Group","year":"2016"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"e_1_3_2_1_27_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 372--377","author":"Tenace Valerio","year":"2019"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.07.002"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2247678"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.10.001"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287672"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415681","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:52Z","timestamp":1750197772000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415681"}},"subtitle":["area-constrained technology mapping framework for memristive memory processing unit"],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":31,"alternative-id":["10.1145\/3400302.3415681","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415681","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}