{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T16:05:43Z","timestamp":1774368343560,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSFC","award":["61974133"],"award-info":[{"award-number":["61974133"]}]},{"name":"State Key Laboratory of ASIC & System","award":["2020KF008"],"award-info":[{"award-number":["2020KF008"]}]},{"name":"National Key R&D Program of China","award":["2018YFE0126300"],"award-info":[{"award-number":["2018YFE0126300"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415702","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:19:19Z","timestamp":1608254359000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Optimally approximated and unbiased floating-point multiplier with runtime configurability"],"prefix":"10.1145","author":[{"given":"Chuangtao","family":"Chen","sequence":"first","affiliation":[{"name":"Zhejiang University"}]},{"given":"Sen","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, China"}]},{"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[{"name":"University of Michigan-Shanghai Jiao Tong University Joint Institute and Shanghai Jiao Tong University"}]},{"given":"Mohsen","family":"Imani","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, China"}]},{"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, China and Fudan University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"17","volume-title":"Algorithms and Networks (ISPSAN)","author":"Ji C.","year":"2012","unstructured":"C. Ji , Y. Li , W. Qiu , U. Awada and K. Li , \" Big Data Processing in Cloud Computing Environments,\" International Symposium on Pervasive Systems , Algorithms and Networks (ISPSAN) , pp. 17 -- 23 , 2012 . C. Ji, Y. Li, W. Qiu, U. Awada and K. Li, \"Big Data Processing in Cloud Computing Environments,\" International Symposium on Pervasive Systems, Algorithms and Networks (ISPSAN), pp. 17--23, 2012."},{"key":"e_1_3_2_1_2_1","unstructured":"N. Khoshavi X. Chen I Wang and R. F. DeMara \"Read-Tuned STT-RAM and eDRAM Cache Hierarchies for Throughput and Energy Enhancement \" arXiv preprint arXiv:1607.08086 2016.  N. Khoshavi X. Chen I Wang and R. F. DeMara \"Read-Tuned STT-RAM and eDRAM Cache Hierarchies for Throughput and Energy Enhancement \" arXiv preprint arXiv :1607.08086 2016."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2917844"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/comst.2015.2444095"},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"Invited: Cross-layer Approximate Computing: From Logic to Architectures","author":"Shafique M.","year":"2016","unstructured":"M. Shafique , R. Hafiz , S. Rehman , W. El-Harouni and J. Henkel , \" Invited: Cross-layer Approximate Computing: From Logic to Architectures ,\" Design Automation Conference (DAC) , pp. 1 -- 6 , 2016 . M. Shafique, R. Hafiz, S. Rehman, W. El-Harouni and J. Henkel, \"Invited: Cross-layer Approximate Computing: From Logic to Architectures,\" Design Automation Conference (DAC), pp. 1--6, 2016.","journal-title":"Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_6_1","volume-title":"RAP-IDNN: In-Memory Deep Neural Network Acceleration Framework,\" arXiv preprint arXiv","author":"Imani M.","year":"1806","unstructured":"M. Imani , M. Samragh , Y. Kim , S. Gupta , F. Koushanfar and T. Rosing , \" RAP-IDNN: In-Memory Deep Neural Network Acceleration Framework,\" arXiv preprint arXiv : 1806 .05794, 2018. M. Imani, M. Samragh, Y. Kim, S. Gupta, F. Koushanfar and T. Rosing, \"RAP-IDNN: In-Memory Deep Neural Network Acceleration Framework,\" arXiv preprint arXiv: 1806.05794, 2018."},{"key":"e_1_3_2_1_7_1","volume-title":"Training Deep Neural Networks with Low Precision Multiplications,\" arXiv preprint arXiv:1412.7024","author":"Courbariaux M.","year":"2014","unstructured":"M. Courbariaux , Y. Bengio and J. David , \" Training Deep Neural Networks with Low Precision Multiplications,\" arXiv preprint arXiv:1412.7024 , 2014 . M. Courbariaux, Y. Bengio and J. David, \" Training Deep Neural Networks with Low Precision Multiplications,\" arXiv preprint arXiv:1412.7024, 2014."},{"key":"e_1_3_2_1_8_1","first-page":"1123","volume-title":"Speech and Signal Processing (ICASSP)","author":"Suhre A.","year":"2013","unstructured":"A. Suhre , F. Keskin , T. Ersahin , R Cetin-Atalay , R. Ansari and A. E. Cetin , \" A Multiplication-Free Framework for Signal Processing and Applications in Biomedical Image Analysis,\" International Conference on Acoustics , Speech and Signal Processing (ICASSP) , pp. 1123 -- 1127 , 2013 . A. Suhre, F. Keskin, T. Ersahin, R Cetin-Atalay, R. Ansari and A. E. Cetin, \"A Multiplication-Free Framework for Signal Processing and Applications in Biomedical Image Analysis,\" International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 1123--1127, 2013."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0493"},{"key":"e_1_3_2_1_10_1","first-page":"6","article-title":"Circuit-Level Timing-Error Acceptance for Design of Energy-Efficient DCT\/IDCT-Based Systems","volume":"23","author":"He K.","year":"2013","unstructured":"K. He , A. Gerstlauer and M. Orshansky , \" Circuit-Level Timing-Error Acceptance for Design of Energy-Efficient DCT\/IDCT-Based Systems ,\" IEEE Transactions on Circuits and Systems for Video Technology (TCASVT) , vol. 23 . no. 6 , pp. 961--974, 2013 . K. He, A. Gerstlauer and M. Orshansky, \"Circuit-Level Timing-Error Acceptance for Design of Energy-Efficient DCT\/IDCT-Based Systems,\" IEEE Transactions on Circuits and Systems for Video Technology (TCASVT), vol. 23. no. 6, pp. 961--974, 2013.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology (TCASVT)"},{"key":"e_1_3_2_1_11_1","first-page":"1635","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Vahdat S.","year":"2017","unstructured":"S. Vahdat , M. Kamal , A. Afzali-Kusha , M. Pedram and Z. Navabi , \"TruncApp : A Truncation-Based Approximate Divider for Energy Efficient DSP Applications,\" Design , Automation & Test in Europe Conference & Exhibition (DATE). pp. 1635 -- 1638 , 2017 . S. Vahdat, M. Kamal, A. Afzali-Kusha, M. Pedram andZ. Navabi, \"TruncApp: A Truncation-Based Approximate Divider for Energy Efficient DSP Applications,\" Design, Automation & Test in Europe Conference & Exhibition (DATE). pp. 1635--1638, 2017."},{"key":"e_1_3_2_1_12_1","first-page":"346","article-title":"Trading Accuracy for Power with an Underdesigned Multiplier Architecture","author":"Kulkarni P.","year":"2011","unstructured":"P. Kulkarni , P. Gupta and M. Ercegovac , \" Trading Accuracy for Power with an Underdesigned Multiplier Architecture ,\" International Conference on VLSI Design (ICVLSI) , pp. 346 -- 351 , 2011 . P. Kulkarni, P. Gupta and M. Ercegovac, \"Trading Accuracy for Power with an Underdesigned Multiplier Architecture,\" International Conference on VLSI Design (ICVLSI), pp. 346--351, 2011.","journal-title":"International Conference on VLSI Design (ICVLSI)"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934595"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834438"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2957724"},{"key":"e_1_3_2_1_16_1","first-page":"1","article-title":"Approximate Computing: An Emerging Paradigm for Energy-Efficient Design","author":"Han J.","year":"2013","unstructured":"J. Han and M. Orshansky , \" Approximate Computing: An Emerging Paradigm for Energy-Efficient Design ,\" European Test Symposium (ETS) , pp. 1 -- 6 , 2013 . J. Han and M. Orshansky, \"Approximate Computing: An Emerging Paradigm for Energy-Efficient Design,\" European Test Symposium (ETS), pp. 1--6, 2013.","journal-title":"European Test Symposium (ETS)"},{"key":"e_1_3_2_1_17_1","first-page":"1327","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Imani M.","year":"2016","unstructured":"M. Imani , A. Rahimi and T. S. Rosing , \" Resistive Configurable Associative Memory for Approximate Computing,\" Design , Automation & Test in Europe Conference & Exhibition (DATE) , pp. 1327 -- 1332 , 2016 . M. Imani, A. Rahimi and T. S. Rosing, \"Resistive Configurable Associative Memory for Approximate Computing,\" Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1327--1332, 2016."},{"key":"e_1_3_2_1_18_1","first-page":"1","article-title":"Quality Programmable Vector Processors for Approximate Computing","author":"Venkataramani S.","year":"2013","unstructured":"S. Venkataramani , V. K. Chippa , S. T. Chakradhar , K. Roy and A. Raghunathan , \" Quality Programmable Vector Processors for Approximate Computing ,\" International Symposium on Microarchitecture (MICRO) , pp. 1 -- 12 , 2013 . S. Venkataramani, V. K. Chippa, S. T. Chakradhar, K. Roy and A. Raghunathan, \"Quality Programmable Vector Processors for Approximate Computing,\" International Symposium on Microarchitecture (MICRO), pp. 1--12, 2013.","journal-title":"International Symposium on Microarchitecture (MICRO)"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927280"},{"key":"e_1_3_2_1_21_1","first-page":"682","article-title":"CANNA: Neural Network Acceleration Using Configurable Approximation on GPGPU","author":"Imani M.","year":"2018","unstructured":"M. Imani , M. Masich , D. Peroni , P. Wang and T. Rosing , \" CANNA: Neural Network Acceleration Using Configurable Approximation on GPGPU ,\" Asia and South Pacific Design Automation Conference (ASPDAC) , pp. 682 -- 689 , 2018 . M. Imani, M. Masich, D. Peroni, P. Wang and T. Rosing, \"CANNA: Neural Network Acceleration Using Configurable Approximation on GPGPU,\" Asia and South Pacific Design Automation Conference (ASPDAC), pp. 682--689, 2018.","journal-title":"Asia and South Pacific Design Automation Conference (ASPDAC)"},{"key":"e_1_3_2_1_22_1","first-page":"185","article-title":"Floating Point Unit Generation and Evaluation for FPGAs","author":"Tessier R","year":"2003","unstructured":"Jian Liang, R Tessier and O. Mencer , \" Floating Point Unit Generation and Evaluation for FPGAs ,\" International Symposium on Field-Programmable Custom Computing Machines (ISFPCCM) , pp. 185 -- 194 , 2003 . Jian Liang, R Tessier and O. Mencer, \"Floating Point Unit Generation and Evaluation for FPGAs,\" International Symposium on Field-Programmable Custom Computing Machines (ISFPCCM), pp. 185--194, 2003.","journal-title":"International Symposium on Field-Programmable Custom Computing Machines (ISFPCCM)"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465364"},{"key":"e_1_3_2_1_24_1","first-page":"149","volume-title":"Analysis of High-Performance Floating-Point Arithmetic on FPGAs,\" International Parallel and Distributed Processing Symposium (IPDPS)","author":"Zhuo L.","unstructured":"Gokul Govindu, L. Zhuo , S. Choi and V. Prasanna , \" Analysis of High-Performance Floating-Point Arithmetic on FPGAs,\" International Parallel and Distributed Processing Symposium (IPDPS) , pp. 149 -, 2004. Gokul Govindu, L. Zhuo, S. Choi and V. Prasanna, \"Analysis of High-Performance Floating-Point Arithmetic on FPGAs,\" International Parallel and Distributed Processing Symposium (IPDPS), pp. 149-, 2004."},{"key":"e_1_3_2_1_25_1","first-page":"465","article-title":"Approximate 32-Bit Floating-Point Unit Design with 53% Power-Area Product Reduction","author":"Camus V.","year":"2016","unstructured":"V. Camus , J. Schlachter , C. Enz , M. Gautschi and F. K. Gurkaynak , \" Approximate 32-Bit Floating-Point Unit Design with 53% Power-Area Product Reduction ,\" European Solid-State Circuits Conference (ESSCIRC) , pp. 465 -- 468 , 2016 . V. Camus, J. Schlachter, C. Enz, M. Gautschi and F. K. Gurkaynak, \"Approximate 32-Bit Floating-Point Unit Design with 53% Power-Area Product Reduction,\" European Solid-State Circuits Conference (ESSCIRC), pp. 465--468, 2016.","journal-title":"European Solid-State Circuits Conference (ESSCIRC)"},{"issue":"12","key":"e_1_3_2_1_26_1","first-page":"1","article-title":"RMAC: Runtime Configurable Floating Point Multiplier for Approximate Computing","author":"Imani M.","year":"2018","unstructured":"M. Imani , R Garcia , S. Gupta , and T. Rosing , \" RMAC: Runtime Configurable Floating Point Multiplier for Approximate Computing ,\" International Symposium on Low Power Electronics and Design (ISLPED) , no. 12 , pp. 1 -- 6 , 2018 . M. Imani, R Garcia, S. Gupta, and T. Rosing, \"RMAC: Runtime Configurable Floating Point Multiplier for Approximate Computing,\" International Symposium on Low Power Electronics and Design (ISLPED), no. 12, pp. 1--6, 2018.","journal-title":"International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"e_1_3_2_1_27_1","first-page":"1","volume-title":"CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing,\" Design Automation Conference (DAC)","author":"Imani M.","year":"2017","unstructured":"M. Imani , D. Peroni and T. Rosing , \" CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing,\" Design Automation Conference (DAC) . pp. 1 -- 6 , 2017 . M. Imani, D. Peroni and T. Rosing, \"CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing,\" Design Automation Conference (DAC). pp. 1--6, 2017."},{"key":"e_1_3_2_1_28_1","first-page":"418","article-title":"DRUM: A Dynamic Range Unbiased Multiplier for Approximate Applications","author":"Hashemi S.","year":"2015","unstructured":"S. Hashemi , R. I. Bahar and S. Reda , \" DRUM: A Dynamic Range Unbiased Multiplier for Approximate Applications ,\" International Conference on Computer-Aided Design (ICCAD) , pp. 418 -- 425 , 2015 . S. Hashemi, R. I. Bahar and S. Reda, \"DRUM: A Dynamic Range Unbiased Multiplier for Approximate Applications,\" International Conference on Computer-Aided Design (ICCAD), pp. 418--425, 2015.","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333366"},{"key":"e_1_3_2_1_30_1","first-page":"1","article-title":"ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control","author":"Imani M.","year":"2019","unstructured":"M. Imani , \" ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control ,\" Design Automation Conference (DAC) , pp. 1 -- 6 , 2019 . M. Imani et al., \"ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control,\" Design Automation Conference (DAC), pp. 1--6, 2019.","journal-title":"Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_31_1","first-page":"1","volume-title":"IEEE standard 754--2008","author":"Standardfor Floating-Point Arithmetic IEEE","year":"2008","unstructured":"IEEE Standardfor Floating-Point Arithmetic , IEEE standard 754--2008 , pp. 1 -- 70 . 2008 . IEEE Standardfor Floating-Point Arithmetic, IEEE standard 754--2008, pp. 1--70. 2008."},{"key":"e_1_3_2_1_32_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Liu C.","year":"2014","unstructured":"C. Liu , I Han and F. Lombardi , \" A Low-Power, High-Performance Approximate Multiplier with Configurable Partial Error Recovery,\" Design , Automation & Test in Europe Conference & Exhibition (DATE) , pp. 1 -- 4 , 2014 . C. Liu, I Han and F. Lombardi, \"A Low-Power, High-Performance Approximate Multiplier with Configurable Partial Error Recovery,\" Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1--4, 2014."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783335"},{"key":"e_1_3_2_1_34_1","first-page":"33","article-title":"High Accuracy Approximate Multiplier with Error Correction","author":"Lin C.","year":"2013","unstructured":"C. Lin and I. Lin , \" High Accuracy Approximate Multiplier with Error Correction ,\" International Conference on Computer Design (ICCD) , pp. 33 -- 38 , 2013 . C. Lin and I. Lin, \"High Accuracy Approximate Multiplier with Error Correction,\" International Conference on Computer Design (ICCD), pp. 33--38, 2013.","journal-title":"International Conference on Computer Design (ICCD)"},{"key":"e_1_3_2_1_35_1","first-page":"104","article-title":"An Iterative Logarithmic Multiplier with Improved Precision","author":"Ahmed S. E.","year":"2016","unstructured":"S. E. Ahmed , S. Kadam and M. B. Srinivas , \" An Iterative Logarithmic Multiplier with Improved Precision ,\" International Symposium on Computer Arithmetic (ARITH) , pp. 104 -- 111 , 2016 . S. E. Ahmed, S. Kadam and M. B. Srinivas, \"An Iterative Logarithmic Multiplier with Improved Precision,\" International Symposium on Computer Arithmetic (ARITH), pp. 104--111, 2016.","journal-title":"International Symposium on Computer Arithmetic (ARITH)"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415702","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415702","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:52Z","timestamp":1750197772000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415702"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":35,"alternative-id":["10.1145\/3400302.3415702","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415702","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}