{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:27Z","timestamp":1750220667176,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415740","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:16:38Z","timestamp":1608254198000},"page":"1-4","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Problem C"],"prefix":"10.1145","author":[{"given":"Yanqing","family":"Zhang","sequence":"first","affiliation":[{"name":"NVIDIA Corporation"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}]},{"given":"Ben","family":"Keller","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}]},{"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1332","volume-title":"Automation Test in Europe Conference Exhibition","author":"Chatterjee D.","year":"2009","unstructured":"D. Chatterjee , A. DeOrio , and V. Bertacco . Gcs: High-performance gate-level simulation with gpgpus. In 2009 Design , Automation Test in Europe Conference Exhibition , pages 1332 -- 1337 , 2009 . D. Chatterjee, A. DeOrio, and V. Bertacco. Gcs: High-performance gate-level simulation with gpgpus. In 2009 Design, Automation Test in Europe Conference Exhibition, pages 1332--1337, 2009."},{"key":"e_1_3_2_1_2_1","volume-title":"https:\/\/www.deepchip.com\/items\/0523-04.html","author":"Rocketick VCS","year":"2013","unstructured":"VCS plus Rocketick . https:\/\/www.deepchip.com\/items\/0523-04.html , 2013 . VCS plus Rocketick. https:\/\/www.deepchip.com\/items\/0523-04.html, 2013."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2714564"},{"key":"e_1_3_2_1_4_1","volume-title":"https:\/\/www.nvidia.com\/en-us\/data-center\/tesla-t4","author":"NVIDIA","year":"2018","unstructured":"NVIDIA T4. https:\/\/www.nvidia.com\/en-us\/data-center\/tesla-t4 , 2018 . NVIDIA T4. https:\/\/www.nvidia.com\/en-us\/data-center\/tesla-t4, 2018."},{"key":"e_1_3_2_1_5_1","volume-title":"GTC","author":"Jones Stephen","year":"2019","unstructured":"Stephen Jones . CUDA New Features and Beyond . GTC , 2019 . Stephen Jones. CUDA New Features and Beyond. GTC, 2019."},{"volume-title":"https:\/\/pytorch.org","year":"2020","key":"e_1_3_2_1_6_1","unstructured":"PyTorch. https:\/\/pytorch.org , 2020 . PyTorch. https:\/\/pytorch.org, 2020."},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Lin Y.","year":"2019","unstructured":"Y. Lin , S. Dhar , W. Li , H. Ren , B. Khailany , and D. Z. Pan . Dreampiace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement . In 2019 56th ACM\/IEEE Design Automation Conference (DAC) , pages 1 -- 6 , 2019 . Y. Lin, S. Dhar, W. Li, H. Ren, B. Khailany, and D. Z. Pan. Dreampiace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement. In 2019 56th ACM\/IEEE Design Automation Conference (DAC), pages 1--6, 2019."},{"key":"e_1_3_2_1_8_1","unstructured":"Ieee standard for standard delay format (sdf) for the electronic design process. IEEE Std 1497--2001 pages 1--80 2001.  Ieee standard for standard delay format (sdf) for the electronic design process. IEEE Std 1497--2001 pages 1--80 2001."},{"key":"e_1_3_2_1_9_1","volume-title":"https:\/\/en.wikipedia.org\/wiki\/Value_change_dump","author":"Dump Value Change","year":"2020","unstructured":"Value Change Dump . https:\/\/en.wikipedia.org\/wiki\/Value_change_dump , 2020 . Value Change Dump. https:\/\/en.wikipedia.org\/wiki\/Value_change_dump, 2020."},{"key":"e_1_3_2_1_10_1","unstructured":"Ieee\/iec international standard - design and verification of low-power integrated circuits. IEC 61523-4 Edition 1.0 2015-03 (IEEE Std 1801--2013) pages 1--351 2015.  Ieee\/iec international standard - design and verification of low-power integrated circuits. IEC 61523-4 Edition 1.0 2015-03 (IEEE Std 1801--2013) pages 1--351 2015."},{"volume-title":"https:\/\/github.com\/veripool\/vcddiff","year":"2020","key":"e_1_3_2_1_11_1","unstructured":"veripool\/vcddiff. https:\/\/github.com\/veripool\/vcddiff , 2020 . veripool\/vcddiff. https:\/\/github.com\/veripool\/vcddiff, 2020."},{"volume-title":"http:\/\/gtkwave.sourceforge.net","year":"2020","key":"e_1_3_2_1_12_1","unstructured":"GTKwave. http:\/\/gtkwave.sourceforge.net , 2020 . GTKwave. http:\/\/gtkwave.sourceforge.net, 2020."},{"key":"e_1_3_2_1_13_1","volume-title":"https:\/\/github.com\/nvdla","author":"Open Source Project NVDLA","year":"2020","unstructured":"NVDLA Open Source Project . https:\/\/github.com\/nvdla , 2020 . NVDLA Open Source Project. https:\/\/github.com\/nvdla, 2020."},{"key":"e_1_3_2_1_14_1","volume-title":"Document Version 2.2","author":"Waterman Andrew","year":"2017","unstructured":"Andrew Waterman and Krste Asanovic . The RISC-V Instruction Set Manual, Volume I: User-Level ISA , Document Version 2.2 . RISC-V Foundation , 2017 . Andrew Waterman and Krste Asanovic. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2. RISC-V Foundation, 2017."}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"],"location":"Virtual Event USA","acronym":"ICCAD '20"},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415740","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:52Z","timestamp":1750197772000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415740"}},"subtitle":["GPU accelerated logic re-simulation"],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":14,"alternative-id":["10.1145\/3400302.3415740","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415740","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}