{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:43Z","timestamp":1750220743811,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MOST, Taiwan","award":["107-2628-E-009-006-MY3, 109-2221-E-009-111-MY2, 109-2221-E-009-131-MY2"],"award-info":[{"award-number":["107-2628-E-009-006-MY3, 109-2221-E-009-111-MY2, 109-2221-E-009-131-MY2"]}]},{"name":"AnaGlobe Technology, Inc."}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415752","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:16:38Z","timestamp":1608254198000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Achieving analog layout integrity through learning and migration"],"prefix":"10.1145","author":[{"given":"Mark Po-Hung","family":"Lin","sequence":"first","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Hao-Yu","family":"Chi","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Abhishek","family":"Patyal","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Zheng-Yao","family":"Liu","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan"}]},{"given":"Jun-Jie","family":"Zhao","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan"}]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"P.E. Allen and D.R. Holberg. 2010. CMOS Analog Circuit Design. Oxford University Press.  P.E. Allen and D.R. Holberg. 2010. CMOS Analog Circuit Design. Oxford University Press."},{"key":"e_1_3_2_1_2_1","volume-title":"Electronics Engineers, and IEEE Solid-State Circuits Society.","author":"Baker R.J.","year":"2008","unstructured":"R.J. Baker , Institute of Electrical , Electronics Engineers, and IEEE Solid-State Circuits Society. 2008 . CMOS : Circuit Design, Layout, and Simulation. Wiley . R.J. Baker, Institute of Electrical, Electronics Engineers, and IEEE Solid-State Circuits Society. 2008. CMOS: Circuit Design, Layout, and Simulation. Wiley."},{"volume-title":"Proc. ICCAD.","author":"Chi H.","key":"e_1_3_2_1_3_1","unstructured":"H. Chi , Z. Lin , C. Hung , C. J. Liu , and H. Chen . 2019. Achieving Routing Integrity in Analog Layout Migration via Cartesian Detection Lines . In Proc. ICCAD. H. Chi, Z. Lin, C. Hung, C. J. Liu, and H. Chen. 2019. Achieving Routing Integrity in Analog Layout Migration via Cartesian Detection Lines. In Proc. ICCAD."},{"volume-title":"Proc. ASP-DAC. 482--487","author":"Chi H.","key":"e_1_3_2_1_4_1","unstructured":"H. Chi , H. Tseng , C. J. Liu , and H. Chen . 2018. Performance-preserved analog routing methodology via wire load reduction . In Proc. ASP-DAC. 482--487 . H. Chi, H. Tseng, C. J. Liu, and H. Chen. 2018. Performance-preserved analog routing methodology via wire load reduction. In Proc. ASP-DAC. 482--487."},{"volume-title":"Proc. DAC. 44--49","author":"Das A.","key":"e_1_3_2_1_5_1","unstructured":"A. Das and R. Vemuri . 2008. Topology synthesis of analog circuits based on adaptively generated building blocks . In Proc. DAC. 44--49 . A. Das and R. Vemuri. 2008. Topology synthesis of analog circuits based on adaptively generated building blocks. In Proc. DAC. 44--49."},{"key":"e_1_3_2_1_6_1","first-page":"1145","article-title":"MARS","volume":"31","author":"Eick M.","year":"2012","unstructured":"M. Eick and H. E. Graeb . 2012 . MARS : Matching-Driven Analog Sizing. IEEE TCAD 31 , 8 (2012), 1145 -- 1158 . M. Eick and H. E. Graeb. 2012. MARS: Matching-Driven Analog Sizing. IEEE TCAD 31, 8 (2012), 1145--1158.","journal-title":"Matching-Driven Analog Sizing. IEEE TCAD"},{"key":"e_1_3_2_1_7_1","first-page":"180","article-title":"Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits","volume":"30","author":"Eick M.","year":"2011","unstructured":"M. Eick , M. Strasser , K. Lu , U. Schlichtmann , and H. E. Graeb . 2011 . Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits . IEEE TCAD 30 , 2 (2011), 180 -- 193 . M. Eick, M. Strasser, K. Lu, U. Schlichtmann, and H. E. Graeb. 2011. Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits. IEEE TCAD 30, 2 (2011), 180--193.","journal-title":"IEEE TCAD"},{"volume-title":"Proc. ICCAD. 343--349","author":"Graeb H.","key":"e_1_3_2_1_8_1","unstructured":"H. Graeb , S. Zizala , J. Eckmueller , and K. Antreich . 2001. The sizing rules method for analog integrated circuit design . In Proc. ICCAD. 343--349 . H. Graeb, S. Zizala, J. Eckmueller, and K. Antreich. 2001. The sizing rules method for analog integrated circuit design. In Proc. ICCAD. 343--349."},{"key":"e_1_3_2_1_9_1","unstructured":"A. Hastings and R.A. Hastings. 2006. The Art of Analog Layout. Prentice Hall.  A. Hastings and R.A. Hastings. 2006. The Art of Analog Layout. Prentice Hall."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2418287"},{"volume-title":"Proc. ISCAS.","author":"Kodama C.","key":"e_1_3_2_1_11_1","unstructured":"C. Kodama , K. Fujiyoshi , and T. Koga . 2004. A novel encoding method into sequence-pair . In Proc. ISCAS. C. Kodama, K. Fujiyoshi, and T. Koga. 2004. A novel encoding method into sequence-pair. In Proc. ISCAS."},{"volume-title":"Proc. DATE. 55--60","author":"Kunal K.","key":"e_1_3_2_1_12_1","unstructured":"K. Kunal , T. Dhar , M. Madhusudan , J. Poojary , A. Sharma , W. Xu , S. M. Burns , J. Hu , R. Harjani , and S. S. Sapatnekar . 2020. GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits . In Proc. DATE. 55--60 . K. Kunal, T. Dhar, M. Madhusudan, J. Poojary, A. Sharma, W. Xu, S. M. Burns, J. Hu, R. Harjani, and S. S. Sapatnekar. 2020. GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits. In Proc. DATE. 55--60."},{"volume-title":"Proc. ASP-DAC. 617--622","author":"Lin M. P.","key":"e_1_3_2_1_13_1","unstructured":"M. P. Lin , Y. Chang , and C. Hung . 2016. Recent research development and new challenges in analog layout synthesis . In Proc. ASP-DAC. 617--622 . M. P. Lin, Y. Chang, and C. Hung. 2016. Recent research development and new challenges in analog layout synthesis. In Proc. ASP-DAC. 617--622."},{"volume-title":"Proc. VLSI-DAT.","author":"Lin P.","key":"e_1_3_2_1_14_1","unstructured":"P. Lin , H. Yu , T. Tsai , and S. Lin . 2007. A Matching-based Placement and Routing System for Analog Design . In Proc. VLSI-DAT. P. Lin, H. Yu, T. Tsai, and S. Lin. 2007. A Matching-based Placement and Routing System for Analog Design. In Proc. VLSI-DAT."},{"volume-title":"Proc. DAC. 50--55","author":"Lin M. P.","key":"e_1_3_2_1_15_1","unstructured":"M. P. Lin and S. Lin . 2008. Analog placement based on hierarchical module clustering . In Proc. DAC. 50--55 . M. P. Lin and S. Lin. 2008. Analog placement based on hierarchical module clustering. In Proc. DAC. 50--55."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022643204877"},{"volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi B.","key":"e_1_3_2_1_18_1","unstructured":"B. Razavi . 2001. Design of Analog CMOS Integrated Circuits . McGraw-Hill . B. Razavi. 2001. Design of Analog CMOS Integrated Circuits. McGraw-Hill."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379630"},{"volume-title":"IEEE European Conference on Circuit Theory and Design.","author":"Wu P.","key":"e_1_3_2_1_20_1","unstructured":"P. Wu , M. P. Lin , and T. Ho . 2015. Analog layout synthesis with knowledge mining . In IEEE European Conference on Circuit Theory and Design. P. Wu, M. P. Lin, and T. Ho. 2015. Analog layout synthesis with knowledge mining. In IEEE European Conference on Circuit Theory and Design."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2013.39"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"],"location":"Virtual Event USA","acronym":"ICCAD '20"},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415752","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:42Z","timestamp":1750199922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415752"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":21,"alternative-id":["10.1145\/3400302.3415752","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415752","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}