{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T10:26:42Z","timestamp":1775471202101,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415753","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:16:38Z","timestamp":1608254198000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":74,"title":["Agile SoC development with open ESP"],"prefix":"10.1145","author":[{"given":"Paolo","family":"Mantovani","sequence":"first","affiliation":[{"name":"Columbia University"}]},{"given":"Davide","family":"Giri","sequence":"additional","affiliation":[{"name":"Columbia University"}]},{"given":"Giuseppe","family":"Di Guglielmo","sequence":"additional","affiliation":[{"name":"Columbia University"}]},{"given":"Luca","family":"Piccolboni","sequence":"additional","affiliation":[{"name":"Columbia University"}]},{"given":"Joseph","family":"Zuckerman","sequence":"additional","affiliation":[{"name":"Columbia University"}]},{"given":"Emilio G.","family":"Cota","sequence":"additional","affiliation":[{"name":"Columbia University"}]},{"given":"Michele","family":"Petracca","sequence":"additional","affiliation":[{"name":"Columbia University"}]},{"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[{"name":"Columbia University"}]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[{"name":"Columbia University"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Ariane. https:\/\/github.com\/pulp-platform\/ariane.  Ariane. https:\/\/github.com\/pulp-platform\/ariane."},{"key":"e_1_3_2_1_2_1","unstructured":"HLS4ML. https:\/\/fastmachinelearning.org\/hls4ml\/.  HLS4ML. https:\/\/fastmachinelearning.org\/hls4ml\/."},{"key":"e_1_3_2_1_3_1","unstructured":"NVIDIA Deep Learning Accelerator (NVDLA). www.nvdla.org.  NVIDIA Deep Learning Accelerator (NVDLA). www.nvdla.org."},{"key":"e_1_3_2_1_4_1","unstructured":"PULP. https:\/\/pulp-platform.org\/.  PULP. https:\/\/pulp-platform.org\/."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_6_1","unstructured":"K. Asanovic and D. Patterson. 2014. The Case for Open Instruction Sets. Microprocessor Report (Aug. 2014).  K. Asanovic and D. Patterson. 2014. The Case for Open Instruction Sets. Microprocessor Report (Aug. 2014)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997706"},{"key":"e_1_3_2_1_8_1","volume-title":"Workshop on Computer Architecture Research with RISC-V (CARRV). 1--6.","author":"Balkind J.","unstructured":"J. Balkind , K. Lim , F. Gao , J. Tu , D. Wentzlaff , M. Schaffner , F. Zaruba , and L. Benini . 2019. OpenPiton+ Ariane: The First Open-Source, SMP Linux-booting RISC-V System Scaling From One to Many Cores . In Workshop on Computer Architecture Research with RISC-V (CARRV). 1--6. J. Balkind, K. Lim, F. Gao, J. Tu, D. Wentzlaff, M. Schaffner, F. Zaruba, and L. Benini. 2019. OpenPiton+ Ariane: The First Open-Source, SMP Linux-booting RISC-V System Scaling From One to Many Cores. In Workshop on Computer Architecture Research with RISC-V (CARRV). 1--6."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"S. Borkar and A. Chen. 2011. The Future of Microprocessors. Communication of the ACM 54 (May 2011) 67--77. Issue 5.  S. Borkar and A. Chen. 2011. The Future of Microprocessors. Communication of the ACM 54 (May 2011) 67--77. Issue 5.","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. of the Design Automation Conference (DAC). 17:1--17:6.","author":"Carloni L. P.","year":"2016","unstructured":"L. P. Carloni . 2016 . The Case for Embedded Scalable Platforms . In Proc. of the Design Automation Conference (DAC). 17:1--17:6. L. P. Carloni. 2016. The Case for Embedded Scalable Platforms. In Proc. of the Design Automation Conference (DAC). 17:1--17:6."},{"key":"e_1_3_2_1_12_1","volume-title":"Teaching Heterogeneous Computing with System-Level Design Methods. In Workshop on Computer Architecture Education (WCAE). 1--8.","author":"Carloni L. P.","unstructured":"L. P. Carloni , E. G. Cota , G. Di Guglielmo , D. Giri , J. Kwon , P. Mantovani , L. Piccolboni , and M. Petracca . 2019 . Teaching Heterogeneous Computing with System-Level Design Methods. In Workshop on Computer Architecture Education (WCAE). 1--8. L. P. Carloni, E. G. Cota, G. Di Guglielmo, D. Giri, J. Kwon, P. Mantovani, L. Piccolboni, and M. Petracca. 2019. Teaching Heterogeneous Computing with System-Level Design Methods. In Workshop on Computer Architecture Education (WCAE). 1--8."},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. of the International Conference on Computer-Aided Design. 309--315","author":"Carloni L. P.","unstructured":"L. P. Carloni , K. L. McMillan , A. Saldahna , and A. L. Sangiovanni-Vincentelli . 1999. A Methodology for \"Correct-by-Construction\" Latency Insensitive Design . In Proc. of the International Conference on Computer-Aided Design. 309--315 . L. P. Carloni, K. L. McMillan, A. Saldahna, and A. L. Sangiovanni-Vincentelli. 1999. A Methodology for \"Correct-by-Construction\" Latency Insensitive Design. In Proc. of the International Conference on Computer-Aided Design. 309--315."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. of the IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13","author":"Caulfield A. M.","unstructured":"A. M. Caulfield , E. S. Chung , A. Putnam , H. Angepat , J. Fowers , M. Haselman , S. Heil , M. Humphrey , P. Kaur , J. Kim , D. Lo , T. Massengill , K. Ovtcharov , M. Papamichael , L. Woods , S. Lanka , D. Chiou , and D. Burger . 2016. A Cloud-Scale Acceleration Architecture . In Proc. of the IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13 . A. M. Caulfield, E. S. Chung, A. Putnam, H. Angepat, J. Fowers, M. Haselman, S. Heil, M. Humphrey, P. Kaur, J. Kim, D. Lo, T. Massengill, K. Ovtcharov, M. Papamichael, L. Woods, S. Lanka, D. Chiou, and D. Burger. 2016. A Cloud-Scale Acceleration Architecture. In Proc. of the IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13."},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. of the International Conference on Embedded Software and Systems (ICESS).","author":"Chishiro H.","unstructured":"H. Chishiro , K. Suito , T. Ito , S. Maeda , T. Azumi , K. Funaoka , and S. Kato . 2019. Towards Heterogeneous Computing Platforms for Autonomous Driving . In Proc. of the International Conference on Embedded Software and Systems (ICESS). H. Chishiro, K. Suito, T. Ito, S. Maeda, T. Azumi, K. Funaoka, and S. Kato. 2019. Towards Heterogeneous Computing Platforms for Autonomous Driving. In Proc. of the International Conference on Embedded Software and Systems (ICESS)."},{"key":"e_1_3_2_1_17_1","unstructured":"Cobham Gaisler. LEON3. www.gaisler.com\/index.php\/products\/processors\/leon3.  Cobham Gaisler. LEON3. www.gaisler.com\/index.php\/products\/processors\/leon3."},{"key":"e_1_3_2_1_18_1","unstructured":"Columbia SLD Group. ESP Release. www.esp.cs.columbia.edu.  Columbia SLD Group. ESP Release. www.esp.cs.columbia.edu."},{"key":"e_1_3_2_1_19_1","first-page":"1","article-title":"An Analysis of Accelerator Coupling in Heterogeneous Architectures","volume":"202","author":"Cota E. G.","year":"2015","unstructured":"E. G. Cota , P. Mantovani , G. Di Guglielmo , and L. P. Carloni . 2015 . An Analysis of Accelerator Coupling in Heterogeneous Architectures . In Proc. of the Design Automation Conference (DAC). 202 : 1 -- 202 :6. E. G. Cota, P. Mantovani, G. Di Guglielmo, and L. P. Carloni. 2015. An Analysis of Accelerator Coupling in Heterogeneous Architectures. In Proc. of the Design Automation Conference (DAC). 202:1--202:6.","journal-title":"Proc. of the Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071133"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/13\/07\/P07027"},{"key":"e_1_3_2_1_23_1","volume-title":"An Open-Source VHDL IP Library with Plug & Play Configuration. Building the Information Society","author":"Gaisler J.","year":"2004","unstructured":"J. Gaisler . 2004. An Open-Source VHDL IP Library with Plug & Play Configuration. Building the Information Society ( 2004 ). J. Gaisler. 2004. An Open-Source VHDL IP Library with Plug & Play Configuration. Building the Information Society (2004)."},{"key":"e_1_3_2_1_24_1","volume-title":"Workshop on Computer Architecture Research with RISC-V (CARRV).","author":"Giri D.","unstructured":"D. Giri , K.-L. Chiu , G. Eichler , P. Mantovani , N. Chandramoorth , and L. P. Carloni . 2020. Ariane + NVDLA: Seamless Third-Party IP Integration with ESP . In Workshop on Computer Architecture Research with RISC-V (CARRV). D. Giri, K.-L. Chiu, G. Eichler, P. Mantovani, N. Chandramoorth, and L. P. Carloni. 2020. Ariane + NVDLA: Seamless Third-Party IP Integration with ESP. In Workshop on Computer Architecture Research with RISC-V (CARRV)."},{"key":"e_1_3_2_1_25_1","volume-title":"Proc. of the Conference on Design, Automation, and Test in Europe (DATE). 1049--1054","author":"Giri D.","unstructured":"D. Giri , K.-L. Chiu , G. Di Guglielmo , P. Mantovani , and L.P. Carloni . 2020. ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning . In Proc. of the Conference on Design, Automation, and Test in Europe (DATE). 1049--1054 . D. Giri, K.-L. Chiu, G. Di Guglielmo, P. Mantovani, and L.P. Carloni. 2020. ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning. In Proc. of the Conference on Design, Automation, and Test in Europe (DATE). 1049--1054."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.2877288"},{"key":"e_1_3_2_1_27_1","first-page":"1","article-title":"NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators","volume":"1","author":"Giri D.","year":"2018","unstructured":"D. Giri , P. Mantovani , and L. P. Carloni . 2018 . NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators . In Proc. of the International Symposium on Networks-on-Chip (NOCS). 1 : 1 -- 1 :8. D. Giri, P. Mantovani, and L. P. Carloni. 2018. NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators. In Proc. of the International Symposium on Networks-on-Chip (NOCS). 1:1--1:8.","journal-title":"Proc. of the International Symposium on Networks-on-Chip (NOCS)."},{"key":"e_1_3_2_1_28_1","volume-title":"Proc. of the Asia and South Pacific Design Automation Conference (ASPDAC). 719--726","author":"Giri D.","unstructured":"D. Giri , P. Mantovani , and L. P. Carloni . 2019. Runtime Reconfigurable Memory Hierarchy in Embedded Scalable Platforms . In Proc. of the Asia and South Pacific Design Automation Conference (ASPDAC). 719--726 . D. Giri, P. Mantovani, and L. P. Carloni. 2019. Runtime Reconfigurable Memory Hierarchy in Embedded Scalable Platforms. In Proc. of the Asia and South Pacific Design Automation Conference (ASPDAC). 719--726."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3386377"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.162"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3154484"},{"key":"e_1_3_2_1_33_1","volume-title":"Proc. of the Design Automation Conference (DAC). 1--6.","author":"Khailany B.","unstructured":"B. Khailany , E. Krimer , R. Venkatesan , J. Clemons , J. S. Emer , M. Fojtik , A. Klinefelter , M. Pellauer , N. Pinckney , Y. S. Shao , S. Srinath , C. Torng , S. L. Xi , Y. Zhang , and B. Zimmer . 2018. A Modular Digital VLSI Flow for High-Productivity SoC Design . In Proc. of the Design Automation Conference (DAC). 1--6. B. Khailany, E. Krimer, R. Venkatesan, J. Clemons, J. S. Emer, M. Fojtik, A. Klinefelter, M. Pellauer, N. Pinckney, Y. S. Shao, S. Srinath, C. Torng, S. L. Xi, Y. Zhang, and B. Zimmer. 2018. A Modular Digital VLSI Flow for High-Productivity SoC Design. In Proc. of the Design Automation Conference (DAC). 1--6."},{"key":"e_1_3_2_1_34_1","volume-title":"HERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA. In Workshop on Computer Architecture Research with RISC-V (CARRV). 1--7.","author":"Kurth A.","unstructured":"A. Kurth , P. Vogel , A. Capotondi , A. Marongui , and L. Benini . 2017 . HERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA. In Workshop on Computer Architecture Research with RISC-V (CARRV). 1--7. A. Kurth, P. Vogel, A. Capotondi, A. Marongui, and L. Benini. 2017. HERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA. In Workshop on Computer Architecture Research with RISC-V (CARRV). 1--7."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"e_1_3_2_1_36_1","volume-title":"Proc. of the Design Automation Conference (DAC). 1--7.","author":"Liu H-Y.","unstructured":"H-Y. Liu and L. P. Carloni . 2013. On Learning-based Methods for Design-Space Exploration with High-Level Synthesis . In Proc. of the Design Automation Conference (DAC). 1--7. H-Y. Liu and L. P. Carloni. 2013. On Learning-based Methods for Design-Space Exploration with High-Level Synthesis. In Proc. of the Design Automation Conference (DAC). 1--7."},{"key":"e_1_3_2_1_37_1","volume-title":"Proc. of the Conference on Design, Automation, and Test in Europe (DATE). 641--646","author":"Liu H-Y.","unstructured":"H-Y. Liu , M. Petracca , and L. P. Carloni . 2012. Compositional System-Level Design Exploration with Planning of High-Level Synthesis . In Proc. of the Conference on Design, Automation, and Test in Europe (DATE). 641--646 . H-Y. Liu, M. Petracca, and L. P. Carloni. 2012. Compositional System-Level Design Exploration with Planning of High-Level Synthesis. In Proc. of the Conference on Design, Automation, and Test in Europe (DATE). 641--646."},{"key":"e_1_3_2_1_38_1","volume-title":"High-Level Synthesis","author":"Meredith M.","unstructured":"M. Meredith . 2008. High-level SystemC Synthesis with Forte's Cynthesizer . In High-Level Synthesis . Springer , 75--97. M. Meredith. 2008. High-level SystemC Synthesis with Forte's Cynthesizer. In High-Level Synthesis. Springer, 75--97."},{"key":"e_1_3_2_1_39_1","volume-title":"Proc. of the Intl. Conference on Compilers, Architectures, and Synthesis of Embedded Systems (CASES). 1--10","author":"Mantovani P.","unstructured":"P. Mantovani , E. G. Cota , C. Pilato , G. Di Guglielmo , and L. P. Carloni . 2016. Handling Large Data Sets for High-Performance Embedded Applications in Heterogeneous Systems-on-Chip . In Proc. of the Intl. Conference on Compilers, Architectures, and Synthesis of Embedded Systems (CASES). 1--10 . P. Mantovani, E. G. Cota, C. Pilato, G. Di Guglielmo, and L. P. Carloni. 2016. Handling Large Data Sets for High-Performance Embedded Applications in Heterogeneous Systems-on-Chip. In Proc. of the Intl. Conference on Compilers, Architectures, and Synthesis of Embedded Systems (CASES). 1--10."},{"key":"e_1_3_2_1_40_1","first-page":"1","article-title":"An FPGA-Based Infrastructure for Fine-Grained DVFS Analysis in High-Performance Embedded Systems","volume":"157","author":"Mantovani P.","year":"2016","unstructured":"P. Mantovani , E. G. Cota , K. Tien , C. Pilato , G. Di Guglielmo , K. Shepard , and L. P. Carloni . 2016 . An FPGA-Based Infrastructure for Fine-Grained DVFS Analysis in High-Performance Embedded Systems . In Proc. of the Design Automation Conference (DAC). 157 : 1 -- 157 :6. P. Mantovani, E. G. Cota, K. Tien, C. Pilato, G. Di Guglielmo, K. Shepard, and L. P. Carloni. 2016. An FPGA-Based Infrastructure for Fine-Grained DVFS Analysis in High-Performance Embedded Systems. In Proc. of the Design Automation Conference (DAC). 157:1--157:6.","journal-title":"Proc. of the Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_41_1","volume-title":"Proc. of the Asia and South Pacific Design Automation Conference (ASPDAC). 204--211","author":"Mantovani P.","unstructured":"P. Mantovani , G. Di Guglielmo , and L. P. Carloni . 2016. High-level Synthesis of Accelerators in Embedded Scalable Platforms . In Proc. of the Asia and South Pacific Design Automation Conference (ASPDAC). 204--211 . P. Mantovani, G. Di Guglielmo, and L. P. Carloni. 2016. High-level Synthesis of Accelerators in Embedded Scalable Platforms. In Proc. of the Asia and South Pacific Design Automation Conference (ASPDAC). 204--211."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996145"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126566"},{"key":"e_1_3_2_1_45_1","first-page":"3","article-title":"System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip","volume":"36","author":"Pilato C.","year":"2017","unstructured":"C. Pilato , P. Mantovani , G. Di Guglielmo , and L. P. Carloni . 2017 . System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip . IEEE Transactions on CAD of Integrated Circuits and Systems 36 , 3 (March 2017), 435--448. C. Pilato, P. Mantovani, G. Di Guglielmo, and L. P. Carloni. 2017. System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip. IEEE Transactions on CAD of Integrated Circuits and Systems 36, 3 (March 2017), 435--448.","journal-title":"IEEE Transactions on CAD of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_46_1","unstructured":"Princeton Parallel Group. OpenPiton. https:\/\/parallel.princeton.edu\/openpiton\/.  Princeton Parallel Group. OpenPiton. https:\/\/parallel.princeton.edu\/openpiton\/."},{"key":"e_1_3_2_1_47_1","volume-title":"Energy Efficient Parallel Computing on the PULP Platform with Support for OpenMP. In Convention of Electrical Electronics Engineers in Israel (IEEEI).","author":"Rossi D.","unstructured":"D. Rossi , I. Loi , F. Conti , G. Tagliavini , A. Pullini , and A. Marongiu . 2014 . Energy Efficient Parallel Computing on the PULP Platform with Support for OpenMP. In Convention of Electrical Electronics Engineers in Israel (IEEEI). D. Rossi, I. Loi, F. Conti, G. Tagliavini, A. Pullini, and A. Marongiu. 2014. Energy Efficient Parallel Computing on the PULP Platform with Support for OpenMP. In Convention of Electrical Electronics Engineers in Israel (IEEEI)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.50"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276399"},{"key":"e_1_3_2_1_50_1","volume-title":"Proc. of the International Symposium on Networks-on-Chip (NOCS). 1--6.","author":"Yoon Y.-J.","unstructured":"Y.-J. Yoon , P. Mantovani , and L. P. Carloni . 2017. System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip . In Proc. of the International Symposium on Networks-on-Chip (NOCS). 1--6. Y.-J. Yoon, P. Mantovani, and L. P. Carloni. 2017. System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip. In Proc. of the International Symposium on Networks-on-Chip (NOCS). 1--6."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415753","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:42Z","timestamp":1750199922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415753"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":51,"alternative-id":["10.1145\/3400302.3415753","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415753","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}