{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T10:08:23Z","timestamp":1781258903067,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415781","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:20:55Z","timestamp":1608254455000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["SODA"],"prefix":"10.1145","author":[{"given":"Marco","family":"Minutoli","sequence":"first","affiliation":[{"name":"Pacific Northwest National Laboratory Richland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vito Giovanni","family":"Castellana","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory Richland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cheng","family":"Tan","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory Richland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joseph","family":"Manzano","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory Richland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vinay","family":"Amatya","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory Richland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Antonino","family":"Tumeo","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory Richland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[{"name":"Harvard University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[{"name":"Harvard University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"The LLVM Compiler Infrastructure. http:\/\/llvm.org\/.  The LLVM Compiler Infrastructure. http:\/\/llvm.org\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Open neural network exchange format January 2019.  Open neural network exchange format January 2019."},{"key":"e_1_3_2_1_3_1","volume-title":"Mlir: A compiler infrastructure for the end of moore's law","author":"Lattner Chris","year":"2020","unstructured":"Chris Lattner , Mehdi Amini , Uday Bondhugula , Albert Cohen , Andy Davis , Jacques Pienaar , River Riddle , Tatiana Shpeisman , Nicolas Vasilache , and Oleksandr Zinenko . Mlir: A compiler infrastructure for the end of moore's law , 2020 . Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. Mlir: A compiler infrastructure for the end of moore's law, 2020."},{"key":"e_1_3_2_1_4_1","volume-title":"TVM: end-to-end optimization stack for deep learning. CoRR, abs\/1802.04799","author":"Chen Tianqi","year":"2018","unstructured":"Tianqi Chen , Thierry Moreau , Ziheng Jiang , Haichen Shen , Eddie Q. Yan , Leyuan Wang , Yuwei Hu , Luis Ceze , Carlos Guestrin , and Arvind Krishnamurthy . TVM: end-to-end optimization stack for deep learning. CoRR, abs\/1802.04799 , 2018 . Tianqi Chen, Thierry Moreau, Ziheng Jiang, Haichen Shen, Eddie Q. Yan, Leyuan Wang, Yuwei Hu, Luis Ceze, Carlos Guestrin, and Arvind Krishnamurthy. TVM: end-to-end optimization stack for deep learning. CoRR, abs\/1802.04799, 2018."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3211346.3211348"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1830483.1830710"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2007.4285745"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.04.010"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048354"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2007.4285745"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899904"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Antonino Tumeo Marco Branca Lorenzo Camerini Christian Pilato Pier Luca Lanzi Fabrizio Ferrandi and Donatella Sciuto. Mapping pipelined applications onto heterogeneous embedded systems: A bayesian optimization algorithm based approach. In CODES+ISSS '09: 7th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis pages 443--452 2009.  Antonino Tumeo Marco Branca Lorenzo Camerini Christian Pilato Pier Luca Lanzi Fabrizio Ferrandi and Donatella Sciuto. Mapping pipelined applications onto heterogeneous embedded systems: A bayesian optimization algorithm based approach. In CODES+ISSS '09: 7th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis pages 443--452 2009.","DOI":"10.1145\/1629435.1629495"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878194"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"e_1_3_2_1_17_1","volume-title":"Xla is a compiler that optimizes tensorflow computations","author":"Google Inc.","year":"2019","unstructured":"Google Inc. Xla is a compiler that optimizes tensorflow computations , 2019 . Google Inc. Xla is a compiler that optimizes tensorflow computations, 2019."},{"key":"e_1_3_2_1_18_1","volume-title":"Glow: Graph lowering compiler techniques for neural networks. CoRR, abs\/1805.00907","author":"Rotem Nadav","year":"2018","unstructured":"Nadav Rotem , Jordan Fix , Saleem Abdulrasool , Summer Deng , Roman Dzhabarov , James Hegeman , Roman Levenstein , Bert Maher , Nadathur Satish , Jakob Olesen , Jongsoo Park , Artem Rakhov , and Misha Smelyanskiy . Glow: Graph lowering compiler techniques for neural networks. CoRR, abs\/1805.00907 , 2018 . Nadav Rotem, Jordan Fix, Saleem Abdulrasool, Summer Deng, Roman Dzhabarov, James Hegeman, Roman Levenstein, Bert Maher, Nadathur Satish, Jakob Olesen, Jongsoo Park, Artem Rakhov, and Misha Smelyanskiy. Glow: Graph lowering compiler techniques for neural networks. CoRR, abs\/1805.00907, 2018."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3150211"},{"key":"e_1_3_2_1_20_1","unstructured":"Intel. Plaidml. available at: https:\/\/www.intel.com\/content\/www\/us\/en\/artificial-intelligence\/plaidml.html.  Intel. Plaidml. available at: https:\/\/www.intel.com\/content\/www\/us\/en\/artificial-intelligence\/plaidml.html."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694358"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446050"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043643.2043647"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_2_1_26_1","volume-title":"2019 IEEE Hot Chips 31 Symposium (HCS)","author":"Bahr Rick","year":"2019","unstructured":"Rick Bahr , Clark Barrett , Nikhil Bhagdikar , Alex Carsello , Nate Chizgi , Ross G Daly , Caleb Donovick , David Durst , Kayvon Fatahalian , Kathleen Feng , Pat Hanrahan , Teguh Hofstee , Mark Horowitz , Dillon Huff , Taeyoung Kong , Zheng Liang , Qiaoyi Liu , Makai Mann , Zachary Alexander Myers , Ankita Nayak , Aina Niemetz , Gedeon Nyengele , Priyanka Raina , Stephen Richardson , Raj Setaluri , Jeff Setter , Daniel Stanley , Maxwell Strange , Charles Tsao , James Thomas , Leonard Truong , Xuan Yang , and Keyi Zhang . Creating an agile hardware flow . In 2019 IEEE Hot Chips 31 Symposium (HCS) , 2019 . Rick Bahr, Clark Barrett, Nikhil Bhagdikar, Alex Carsello, Nate Chizgi, Ross G Daly, Caleb Donovick, David Durst, Kayvon Fatahalian, Kathleen Feng, Pat Hanrahan, Teguh Hofstee, Mark Horowitz, Dillon Huff, Taeyoung Kong, Zheng Liang, Qiaoyi Liu, Makai Mann, Zachary Alexander Myers, Ankita Nayak, Aina Niemetz, Gedeon Nyengele, Priyanka Raina, Stephen Richardson, Raj Setaluri, Jeff Setter, Daniel Stanley, Maxwell Strange, Charles Tsao, James Thomas, Leonard Truong, Xuan Yang, and Keyi Zhang. Creating an agile hardware flow. In 2019 IEEE Hot Chips 31 Symposium (HCS), 2019."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173176"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"e_1_3_2_1_29_1","unstructured":"LegUp High-Level Synthesis. http:\/\/legup.eecg.utoronto.ca.  LegUp High-Level Synthesis. http:\/\/legup.eecg.utoronto.ca."},{"key":"e_1_3_2_1_30_1","unstructured":"PandA: on Open Source Framework for Hardware-Software Codesign. https:\/\/panda.dei.polimi.it.  PandA: on Open Source Framework for Hardware-Software Codesign. https:\/\/panda.dei.polimi.it."}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415781","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:42Z","timestamp":1750199922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415781"}},"subtitle":["a new synthesis infrastructure for agile hardware design of machine learning accelerators"],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":30,"alternative-id":["10.1145\/3400302.3415781","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415781","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}