{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T19:11:51Z","timestamp":1767985911357,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA\/SPAWAR","award":["N660011824048"],"award-info":[{"award-number":["N660011824048"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3415784","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:20:55Z","timestamp":1608254455000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["The ALIGN open-source analog layout generator"],"prefix":"10.1145","author":[{"given":"Tonmoy","family":"Dhar","sequence":"first","affiliation":[{"name":"University of Minnesota"}]},{"given":"Kishor","family":"Kunal","sequence":"additional","affiliation":[{"name":"University of Minnesota"}]},{"given":"Yaguang","family":"Li","sequence":"additional","affiliation":[{"name":"Texas A&M University"}]},{"given":"Yishuang","family":"Lin","sequence":"additional","affiliation":[{"name":"Texas A&M University"}]},{"given":"Meghna","family":"Madhusudan","sequence":"additional","affiliation":[{"name":"University of Minnesota"}]},{"given":"Jitesh","family":"Poojary","sequence":"additional","affiliation":[{"name":"University of Minnesota"}]},{"given":"Arvind K.","family":"Sharma","sequence":"additional","affiliation":[{"name":"University of Minnesota"}]},{"given":"Steven M.","family":"Burns","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[{"name":"University of Minnesota"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&M University"}]},{"given":"Parijat","family":"Mukherjee","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Soner","family":"Yaldiz","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Analog layout, intelligently generated from netlists,\" Software repository, accessed","year":"2020","unstructured":"\"ALIGN : Analog layout, intelligently generated from netlists,\" Software repository, accessed August 24, 2020 . https:\/\/github.com\/ALIGN-analoglayout\/ALIGN-public. \"ALIGN: Analog layout, intelligently generated from netlists,\" Software repository, accessed August 24, 2020. https:\/\/github.com\/ALIGN-analoglayout\/ALIGN-public."},{"key":"e_1_3_2_1_2_1","volume-title":"DATE","author":"Kunal K.","year":"2020","unstructured":"K. Kunal , : Graph convolutional network based automated netlist annotation for analog circuits,\" in Proc . DATE , 2020 . K. Kunal, et al., \"GANA: Graph convolutional network based automated netlist annotation for analog circuits,\" in Proc. DATE, 2020."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415685"},{"key":"e_1_3_2_1_4_1","volume-title":"ISVLSI","author":"Li Y.","year":"2020","unstructured":"Y. Li , a machine learning approach to performance driven analog IC placement,\" in Proc . ISVLSI , 2020 . Y. Li, et al., \"Exploring a machine learning approach to performance driven analog IC placement,\" in Proc. ISVLSI, 2020."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415624"},{"key":"e_1_3_2_1_6_1","volume-title":"ALIGN: A system for automating analog layout,\" IEEE Design & Test (to appear)","author":"Dhar T.","year":"2020","unstructured":"T. Dhar , , \" ALIGN: A system for automating analog layout,\" IEEE Design & Test (to appear) , 2020 . Available at arXiv:2008.10682. T. Dhar, et al., \"ALIGN: A system for automating analog layout,\" IEEE Design & Test (to appear), 2020. Available at arXiv:2008.10682."}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415784","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3415784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:42Z","timestamp":1750199922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3415784"}},"subtitle":["v1.0 and beyond"],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":6,"alternative-id":["10.1145\/3400302.3415784","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3415784","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}