{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T13:22:49Z","timestamp":1768569769094,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3416344","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:20:55Z","timestamp":1608254455000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Fundamental limits on the precision of in-memory architectures"],"prefix":"10.1145","author":[{"given":"Sujan K.","family":"Gonugondla","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Charbel","family":"Sakr","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Hassan","family":"Dbouk","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Naresh R.","family":"Shanbhag","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"e_1_3_2_1_2_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC). 494--496","author":"Wei-Hao","unstructured":"Wei-Hao Chen et al. 2018. A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors . In IEEE International Solid-State Circuits Conference (ISSCC). 494--496 . Wei-Hao Chen et al. 2018. A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors. In IEEE International Solid-State Circuits Conference (ISSCC). 494--496."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075923"},{"key":"e_1_3_2_1_4_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC). 242--243","author":"Qing","unstructured":"Qing Dong et al. 2020. A 351 TOPS\/W and 372.4 GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine Learning Applications . In IEEE International Solid-State Circuits Conference (ISSCC). 242--243 . Qing Dong et al. 2020. A 351 TOPS\/W and 372.4 GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine Learning Applications. In IEEE International Solid-State Circuits Conference (ISSCC). 242--243."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993629"},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC). 490--492","author":"Gonugondla Sujan Kumar","year":"2018","unstructured":"Sujan Kumar Gonugondla , Mingu Kang , and Naresh Shanbhag . 2018 . A 42pJ\/decision 3.12 TOPS\/W robust in-memory machine learning classifier with on-chip training . In IEEE International Solid-State Circuits Conference (ISSCC). 490--492 . Sujan Kumar Gonugondla, Mingu Kang, and Naresh Shanbhag. 2018. A 42pJ\/decision 3.12 TOPS\/W robust in-memory machine learning classifier with on-chip training. In IEEE International Solid-State Circuits Conference (ISSCC). 490--492."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778028"},{"key":"e_1_3_2_1_9_1","volume-title":"International Conference on Machine Learning. 1737--1746","author":"Gupta Suyog","year":"2015","unstructured":"Suyog Gupta , Ankur Agrawal , Kailash Gopalakrishnan , and Pritish Narayanan . 2015 . Deep learning with limited numerical precision . In International Conference on Machine Learning. 1737--1746 . Suyog Gupta, Ankur Agrawal, Kailash Gopalakrishnan, and Pritish Narayanan. 2015. Deep learning with limited numerical precision. In International Conference on Machine Learning. 1737--1746."},{"key":"e_1_3_2_1_10_1","volume-title":"ITRS Roadmap tables. ITRS","year":"2015","unstructured":"ITRS-collaborations. 2015. ITRS Roadmap tables. ITRS ( 2015 ). http:\/\/www.itrs2.net\/itrs-reports.html ITRS-collaborations. 2015. ITRS Roadmap tables. ITRS (2015). http:\/\/www.itrs2.net\/itrs-reports.html"},{"key":"e_1_3_2_1_11_1","volume-title":"A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing. arXiv preprint arXiv:1811.04047","author":"Jia Hongyang","year":"2018","unstructured":"Hongyang Jia , Yinqi Tang , Hossein Valavi , Jintao Zhang , and Naveen Verma . 2018. A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing. arXiv preprint arXiv:1811.04047 ( 2018 ). Hongyang Jia, Yinqi Tang, Hossein Valavi, Jintao Zhang, and Naveen Verma. 2018. A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing. arXiv preprint arXiv:1811.04047 (2018)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"e_1_3_2_1_13_1","volume-title":"Deep In-memory Architectures for Machine Learning","author":"Kang Mingu","unstructured":"Mingu Kang , Sujan Gonugondla , and Naresh R Shanbhag . 2020. Deep In-memory Architectures for Machine Learning . Springer . Mingu Kang, Sujan Gonugondla, and Naresh R Shanbhag. 2020. Deep In-memory Architectures for Machine Learning. Springer."},{"key":"e_1_3_2_1_14_1","volume-title":"IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).","author":"Kang Mingu","unstructured":"Mingu Kang , Sujan K. Gonugondla , Min-Sun Keel , and Naresh R. Shanbhag . 2015. An energy-efficient memory-based high-throughput VLSI architecture for convolutional networks . In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). Mingu Kang, Sujan K. Gonugondla, Min-Sun Keel, and Naresh R. Shanbhag. 2015. An energy-efficient memory-based high-throughput VLSI architecture for convolutional networks. In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC). 496--498","author":"Khwa Win-San","year":"2018","unstructured":"Win-San Khwa , Jia-Jing Chen , Jia-Fang Li , Xin Si , En-Yu Yang , Xiaoyu Sun , Rui Liu , Pai-Yu Chen , Qiang Li , Shimeng Yu , 2018 . A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors . In IEEE International Solid-State Circuits Conference (ISSCC). 496--498 . Win-San Khwa, Jia-Jing Chen, Jia-Fang Li, Xin Si, En-Yu Yang, Xiaoyu Sun, Rui Liu, Pai-Yu Chen, Qiang Li, Shimeng Yu, et al. 2018. A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors. In IEEE International Solid-State Circuits Conference (ISSCC). 496--498."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056489"},{"key":"e_1_3_2_1_19_1","volume-title":"IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). 8326--8330","author":"Kang M.","unstructured":"M. Kang , M.-S. Keel , N. R. Shanbhag , S. Eilert , and K. Curewitz . 2014. An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM . In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). 8326--8330 . M. Kang, M.-S. Keel, N. R. Shanbhag, S. Eilert, and K. Curewitz. 2014. An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM. In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). 8326--8330."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672032"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2442393"},{"key":"e_1_3_2_1_22_1","unstructured":"Boris Murmann. 2019. ADC performance survey 1997--2019. https:\/\/web.stanford.edu\/~murmann\/adcsurvey.html  Boris Murmann. 2019. ADC performance survey 1997--2019. https:\/\/web.stanford.edu\/~murmann\/adcsurvey.html"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778187"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317770"},{"key":"e_1_3_2_1_25_1","volume-title":"Analytical Guarantees on Numerical Precision of Deep Neural Networks. In International Conference on Machine Learning. 3007--3016","author":"Sakr Charbel","year":"2017","unstructured":"Charbel Sakr , Yongjune Kim , and Naresh Shanbhag . 2017 . Analytical Guarantees on Numerical Precision of Deep Neural Networks. In International Conference on Machine Learning. 3007--3016 . Charbel Sakr, Yongjune Kim, and Naresh Shanbhag. 2017. Analytical Guarantees on Numerical Precision of Deep Neural Networks. In International Conference on Machine Learning. 3007--3016."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2018.8461702"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Richard Schreier Gabor C Temes etal 2005. Understanding delta-sigma data converters. Vol. 74. IEEE press Piscataway NJ.  Richard Schreier Gabor C Temes et al. 2005. Understanding delta-sigma data converters. Vol. 74. IEEE press Piscataway NJ.","DOI":"10.1109\/9780470546772"},{"key":"e_1_3_2_1_28_1","volume-title":"Issued July 4th.","author":"Shanbhag Naresh","year":"2017","unstructured":"Naresh Shanbhag , Mingu Kang , and Min-Sun Keel . 2017. Compute memory. US Patent 9,697,877 , Issued July 4th. , 2017 . Naresh Shanbhag, Mingu Kang, and Min-Sun Keel. 2017. Compute memory. US Patent 9,697,877, Issued July 4th., 2017."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2869867"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"e_1_3_2_1_35_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 388--390","author":"Xue Cheng-Xin","year":"2019","unstructured":"Cheng-Xin Xue , Wei-Hao Chen , Je-Syu Liu , Jia-Fang Li , Wei-Yu Lin , Wei-En Lin , Jing-Hong Wang , Wei-Chen Wei , Ting-Wei Chang , Tung-Cheng Chang , 2019 . A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6 ns Parallel MAC Computing Time for CNN Based AI Edge Processors . In IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 388--390 . Cheng-Xin Xue, Wei-Hao Chen, Je-Syu Liu, Jia-Fang Li, Wei-Yu Lin, Wei-En Lin, Jing-Hong Wang, Wei-Chen Wei, Ting-Wei Chang, Tung-Cheng Chang, et al. 2019. A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6 ns Parallel MAC Computing Time for CNN Based AI Edge Processors. In IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 388--390."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"e_1_3_2_1_37_1","volume-title":"RRAM-based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable In Situ Nonlinear Activation. In 2019 Symposium on VLSI Technology. IEEE, T86--T87","author":"Yan Bonan","year":"2019","unstructured":"Bonan Yan , Qing Yang , Wei-Hao Chen , Kung-Tang Chang , Jian-Wei Su , Chien-Hua Hsu , Sih-Han Li , Heng-Yuan Lee , Shyh-Shyuan Sheu , Mon-Shu Ho , 2019 . RRAM-based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable In Situ Nonlinear Activation. In 2019 Symposium on VLSI Technology. IEEE, T86--T87 . Bonan Yan, Qing Yang, Wei-Hao Chen, Kung-Tang Chang, Jian-Wei Su, Chien-Hua Hsu, Sih-Han Li, Heng-Yuan Lee, Shyh-Shyuan Sheu, Mon-Shu Ho, et al. 2019. RRAM-based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable In Situ Nonlinear Activation. In 2019 Symposium on VLSI Technology. IEEE, T86--T87."},{"key":"e_1_3_2_1_38_1","volume-title":"IEEE International SolidState Circuits Conference (ISSCC). 234--235","author":"Yue Jinshan","year":"2020","unstructured":"Jinshan Yue , Zhe Yuan , Xiaoyu Feng , Yifan He , Zhixiao Zhang , Xin Si , Ruhui Liu , Meng-Fan Chang , Xueqing Li , Huazhong Yang , and Yongpan Liu . 2020 . A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS\/W System Energy Eficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter\/Intra-Macro Data Reuse . In IEEE International SolidState Circuits Conference (ISSCC). 234--235 . Jinshan Yue, Zhe Yuan, Xiaoyu Feng, Yifan He, Zhixiao Zhang, Xin Si, Ruhui Liu, Meng-Fan Chang, Xueqing Li, Huazhong Yang, and Yongpan Liu. 2020. A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS\/W System Energy Eficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter\/Intra-Macro Data Reuse. In IEEE International SolidState Circuits Conference (ISSCC). 234--235."},{"key":"e_1_3_2_1_39_1","volume-title":"Liquid Silicon: A Nonvolatile Fully Programmable Processing-In-Memory Processor with Monolithically Integrated ReRAM for Big Data\/Machine Learning Applications. In 2019 IEEE Symposium on VLSI Circuits","author":"Zha Yue","year":"2019","unstructured":"Yue Zha , Etienne Nowak , and Jing Li . 2019 . Liquid Silicon: A Nonvolatile Fully Programmable Processing-In-Memory Processor with Monolithically Integrated ReRAM for Big Data\/Machine Learning Applications. In 2019 IEEE Symposium on VLSI Circuits . IEEE , 206--207. Yue Zha, Etienne Nowak, and Jing Li. 2019. Liquid Silicon: A Nonvolatile Fully Programmable Processing-In-Memory Processor with Monolithically Integrated ReRAM for Big Data\/Machine Learning Applications. In 2019 IEEE Symposium on VLSI Circuits. IEEE, 206--207."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","location":"Virtual Event USA","acronym":"ICCAD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"]},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3416344","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3416344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:43Z","timestamp":1750199923000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3416344"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":40,"alternative-id":["10.1145\/3400302.3416344","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3416344","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}