{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T07:17:58Z","timestamp":1763018278888,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["97774952"],"award-info":[{"award-number":["97774952"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,2]]},"DOI":"10.1145\/3400302.3418783","type":"proceedings-article","created":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T01:19:19Z","timestamp":1608254359000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Hybrid-shield"],"prefix":"10.1145","author":[{"given":"Han","family":"Wang","sequence":"first","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Sayadi","sequence":"additional","affiliation":[{"name":"California State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"George Mason University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Setareh","family":"Rafatirad","sequence":"additional","affiliation":[{"name":"George Mason University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Disclosure of h\/w prefetcher control on some intel processors. In https:\/\/software.intel.com\/en-us\/articles\/disclosure-of-hw-prefetcher-control-on-some-intel-processors.  Disclosure of h\/w prefetcher control on some intel processors. In https:\/\/software.intel.com\/en-us\/articles\/disclosure-of-hw-prefetcher-control-on-some-intel-processors."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/SPW.2018.00020"},{"key":"e_1_3_2_1_3_1","volume-title":"ACM Conference on Data and Application Security and Privacy","author":"Briongos S.","year":"2018","unstructured":"Briongos , S. , Cacheshield : Detecting cache attacks through self-observation . In ACM Conference on Data and Application Security and Privacy ( 2018 ), ACM. Briongos, S., et al. Cacheshield: Detecting cache attacks through self-observation. In ACM Conference on Data and Application Security and Privacy (2018), ACM."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-1-55860-335-6.50012-X"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3052973.3053007"},{"key":"e_1_3_2_1_6_1","volume-title":"-L. Effective hardware-based data prefetching for high-performance processors","author":"Chen T.-F.","year":"1995","unstructured":"Chen , T.-F. , and Baer , J . -L. Effective hardware-based data prefetching for high-performance processors . IEEE transactions on computers 44, 5 ( 1995 ), 609--623. Chen, T.-F., and Baer, J.-L. Effective hardware-based data prefetching for high-performance processors. IEEE transactions on computers 44, 5 (1995), 609--623."},{"key":"e_1_3_2_1_7_1","unstructured":"Chiappetta M. Savas E. and Yilmaz C. Xlate: https:\/\/www.vusec.net\/projects\/xlate\/.  Chiappetta M. Savas E. and Yilmaz C. Xlate: https:\/\/www.vusec.net\/projects\/xlate\/."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"e_1_3_2_1_9_1","first-page":"3","article-title":"Real-time detection for cache side channel attack using performance counter monitor","volume":"10","author":"Cho J.","year":"2020","unstructured":"Cho , J. , Kim , T. , Kim , S. , Im , M. , Kim , T. , and Shin , Y . Real-time detection for cache side channel attack using performance counter monitor . Applied Sciences 10 , 3 ( 2020 ), 984. Cho, J., Kim, T., Kim, S., Im, M., Kim, T., and Shin, Y. Real-time detection for cache side channel attack using performance counter monitor. Applied Sciences 10, 3 (2020), 984.","journal-title":"Applied Sciences"},{"key":"e_1_3_2_1_10_1","volume-title":"Detecting spectre attacks by identifying cache side-channel attacks using machine learning. Advanced Microkernel Operating Systems","author":"Depoix J.","year":"2018","unstructured":"Depoix , J. , and Altmeyer , P . Detecting spectre attacks by identifying cache side-channel attacks using machine learning. Advanced Microkernel Operating Systems ( 2018 ), 75. Depoix, J., and Altmeyer, P. Detecting spectre attacks by identifying cache side-channel attacks using machine learning. Advanced Microkernel Operating Systems (2018), 75."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317762"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2014.2316504"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66399-9_4"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.23919\/EUSIPCO.2018.8553214"},{"volume-title":"-L. Online detection of spectre attacks using microarchitectural traces from performance counters. In 2018 30th SBAC-PAD","author":"Li C.","key":"e_1_3_2_1_18_1","unstructured":"Li , C. , and Gaudiot , J . -L. Online detection of spectre attacks using microarchitectural traces from performance counters. In 2018 30th SBAC-PAD , IEEE. Li, C., and Gaudiot, J.-L. Online detection of spectre attacks using microarchitectural traces from performance counters. In 2018 30th SBAC-PAD, IEEE."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Liu F. and et. al. Catalyst: Defeating last-level cache side channel attacks in cloud computing. In 2016 HPCA.  Liu F. and et. al. Catalyst: Defeating last-level cache side channel attacks in cloud computing. In 2016 HPCA.","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"e_1_3_2_1_23_1","article-title":"Cpu elasticity to mitigate cross-vm runtime monitoring","author":"Mi Z.","year":"2018","unstructured":"Mi , Z. , and et. al. Cpu elasticity to mitigate cross-vm runtime monitoring . IEEE Transactions on Dependable and Secure Computing ( 2018 ). Mi, Z., and et. al. Cpu elasticity to mitigate cross-vm runtime monitoring. IEEE Transactions on Dependable and Secure Computing (2018).","journal-title":"IEEE Transactions on Dependable and Secure Computing ("},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.101698"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214293"},{"volume-title":"Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques.","author":"Nesbit K. J.","key":"e_1_3_2_1_26_1","unstructured":"Nesbit , K. J. , and et. al. Ac \/dc : An adaptive data cache prefetcher . In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques. Nesbit, K. J., and et. al. Ac\/dc: An adaptive data cache prefetcher. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques."},{"volume-title":"10th HPCA'04","author":"Nesbit K. J.","key":"e_1_3_2_1_27_1","unstructured":"Nesbit , K. J. , and Smith , J. E . Data cache prefetching using a global history buffer . In 10th HPCA'04 . Nesbit, K. J., and Smith, J. E. Data cache prefetching using a global history buffer. In 10th HPCA'04."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_29_1","unstructured":"Page D. Partitioned cache architecture as a \u0117ide-channel defence mechanism.  Page D. Partitioned cache architecture as a \u0117ide-channel defence mechanism."},{"key":"e_1_3_2_1_30_1","volume-title":"Detecting time-fragmented cache attacks against aes using performance monitoring counters. arXiv preprint arXiv:1904.11268","author":"Prada I.","year":"2019","unstructured":"Prada , I. , Igual , F. D. , and Olcoz , K . Detecting time-fragmented cache attacks against aes using performance monitoring counters. arXiv preprint arXiv:1904.11268 ( 2019 ). Prada, I., Igual, F. D., and Olcoz, K. Detecting time-fragmented cache attacks against aes using performance monitoring counters. arXiv preprint arXiv:1904.11268 (2019)."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184539"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465828"},{"key":"e_1_3_2_1_33_1","volume-title":"Data prefetch mechanisms. ACM Computing Surveys (CSUR) 32, 2","author":"Vanderwiel S. P.","year":"2000","unstructured":"Vanderwiel , S. P. , and Lilja , D. J . Data prefetch mechanisms. ACM Computing Surveys (CSUR) 32, 2 ( 2000 ), 174--199. Vanderwiel, S. P., and Lilja, D. J. Data prefetch mechanisms. ACM Computing Surveys (CSUR) 32, 2 (2000), 174--199."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407586"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116340"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS50870.2020.9159708"},{"volume-title":"Proceedings of the 41st annual IEEE\/ACM International Symposium on Microarchitecture.","author":"Wang Z.","key":"e_1_3_2_1_37_1","unstructured":"Wang , Z. , and Lee , R. B . A novel cache architecture with enhanced performance and security . In Proceedings of the 41st annual IEEE\/ACM International Symposium on Microarchitecture. Wang, Z., and Lee, R. B. A novel cache architecture with enhanced performance and security. In Proceedings of the 41st annual IEEE\/ACM International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_39_1","volume-title":"Mastik: A micro-architectural side-channel toolkit. Retrieved from School of Computer Science Adelaide: http:\/\/cs.adelaide.edu.au\/~yval\/Mastik","author":"Yarom Y.","year":"2016","unstructured":"Yarom , Y. Mastik: A micro-architectural side-channel toolkit. Retrieved from School of Computer Science Adelaide: http:\/\/cs.adelaide.edu.au\/~yval\/Mastik ( 2016 ). Yarom, Y. Mastik: A micro-architectural side-channel toolkit. Retrieved from School of Computer Science Adelaide: http:\/\/cs.adelaide.edu.au\/~yval\/Mastik (2016)."},{"key":"e_1_3_2_1_40_1","first-page":"22","volume-title":"USENIX Security Symposium","volume":"1","author":"Yarom Y.","year":"2014","unstructured":"Yarom , Y. , and Falkner , K . Flush+ reload: A high resolution, low noise, l3 cache side-channel attack . In USENIX Security Symposium ( 2014 ), vol. 1 , pp. 22 -- 25 . Yarom, Y., and Falkner, K. Flush+ reload: A high resolution, low noise, l3 cache side-channel attack. In USENIX Security Symposium (2014), vol. 1, pp. 22--25."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"}],"event":{"name":"ICCAD '20: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE CS"],"location":"Virtual Event USA","acronym":"ICCAD '20"},"container-title":["Proceedings of the 39th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3418783","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3418783","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3400302.3418783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:43Z","timestamp":1750199923000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3400302.3418783"}},"subtitle":["accurate and efficient cross-layer countermeasure for run-time detection and mitigation of cache-based side-channel attacks"],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":41,"alternative-id":["10.1145\/3400302.3418783","10.1145\/3400302"],"URL":"https:\/\/doi.org\/10.1145\/3400302.3418783","relation":{},"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"2020-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}