{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T02:50:41Z","timestamp":1767840641606,"version":"3.49.0"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2020,8,3]],"date-time":"2020-08-03T00:00:00Z","timestamp":1596412800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2020,9,30]]},"abstract":"<jats:p>Modern processors rely on various speculative mechanisms to meet performance demand. Branch predictors are one of the most important micro-architecture components to deliver performance. However, they have been under heavy scrutiny because of recent side-channel attacks. Branch predictors are indexed using the PC and recent branch histories. An adversary can manipulate these parameters to access and control the same branch predictor entry that a victim uses. Recent Spectre attacks exploit this to set up speculative-execution-based security attacks.<\/jats:p>\n          <jats:p>In this article, we aim to mitigate branch predictor side-channels using two-level encryption. At the first level, we randomize the set-index by encrypting the PC using a per-context secret key. At the second level, we encrypt the data in each branch predictor entry. While periodic key changes make the branch predictor more secure, performance degradation can be significant. To alleviate performance degradation, we propose a practical set update mechanism that also considers parallelism in multi-banked branch predictors. We show that our mechanism exhibits only 1.0% and 0.2% performance degradation while changing keys every 10K and 50K cycles, respectively, which is much lower than other state-of-the-art approaches.<\/jats:p>","DOI":"10.1145\/3404189","type":"journal-article","created":{"date-parts":[[2020,8,3]],"date-time":"2020-08-03T23:17:08Z","timestamp":1596496628000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Securing Branch Predictors with Two-Level Encryption"],"prefix":"10.1145","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0574-5381","authenticated-orcid":false,"given":"Jaekyu","family":"Lee","sequence":"first","affiliation":[{"name":"Arm Research, Austin, TX"}]},{"given":"Yasuo","family":"Ishii","sequence":"additional","affiliation":[{"name":"Arm, Austin, TX"}]},{"given":"Dam","family":"Sunwoo","sequence":"additional","affiliation":[{"name":"Arm Research, Austin, TX"}]}],"member":"320","published-online":{"date-parts":[[2020,8,3]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the 11th IMA International Conference on Cryptography and Coding (IMACC). Springer-Verlag","author":"Acii\u00e7mez Onur","year":"2007","unstructured":"Onur Acii\u00e7mez , Shay Gueron , and Jean-Pierre Seifert . 2007 . New branch prediction vulnerabilities in openSSL and necessary software countermeasures . In Proceedings of the 11th IMA International Conference on Cryptography and Coding (IMACC). Springer-Verlag , Berlin, 185--203. Onur Acii\u00e7mez, Shay Gueron, and Jean-Pierre Seifert. 2007. New branch prediction vulnerabilities in openSSL and necessary software countermeasures. In Proceedings of the 11th IMA International Conference on Cryptography and Coding (IMACC). Springer-Verlag, Berlin, 185--203."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the 2007 Cryptographers\u2019 Track at the RSA Conference on Topics in Cryptology (CT-RSA). Springer-Verlag","author":"Acii\u00e7mez Onur","year":"2006","unstructured":"Onur Acii\u00e7mez , \u00c7etin Kaya Ko\u00e7 , and Jean-Pierre Seifert . 2006 . Predicting secret keys via branch prediction . In Proceedings of the 2007 Cryptographers\u2019 Track at the RSA Conference on Topics in Cryptology (CT-RSA). Springer-Verlag , Berlin, 225--242. Onur Acii\u00e7mez, \u00c7etin Kaya Ko\u00e7, and Jean-Pierre Seifert. 2006. Predicting secret keys via branch prediction. In Proceedings of the 2007 Cryptographers\u2019 Track at the RSA Conference on Topics in Cryptology (CT-RSA). Springer-Verlag, Berlin, 225--242."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229285.1266999"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the 32nd Annual Conference on Computer Security Applications (ACSAC). ACM","author":"Allan Thomas","unstructured":"Thomas Allan , Billy Bob Brumley , Katrina Falkner , Joop van de Pol, and Yuval Yarom. 2016. Amplifying side channels through performance degradation . In Proceedings of the 32nd Annual Conference on Computer Security Applications (ACSAC). ACM , New York, NY, 422--435. Thomas Allan, Billy Bob Brumley, Katrina Falkner, Joop van de Pol, and Yuval Yarom. 2016. Amplifying side channels through performance degradation. In Proceedings of the 32nd Annual Conference on Computer Security Applications (ACSAC). ACM, New York, NY, 422--435."},{"key":"e_1_2_1_5_1","unstructured":"Arm. 2017. Arm TrustZone True Random Number Generator. Retrieved from https:\/\/static.docs.arm.com\/100976\/0000\/trustzone_true_random_number_generator_technical_reference_manual_100976_0000_00_en.pdf.  Arm. 2017. Arm TrustZone True Random Number Generator. Retrieved from https:\/\/static.docs.arm.com\/100976\/0000\/trustzone_true_random_number_generator_technical_reference_manual_100976_0000_00_en.pdf."},{"key":"e_1_2_1_6_1","unstructured":"Chandler Carruth. 2018. Speculative Load Hardening. Retrieved from https:\/\/llvm.org\/docs\/SpeculativeLoadHardening.html.  Chandler Carruth. 2018. Speculative Load Hardening. Retrieved from https:\/\/llvm.org\/docs\/SpeculativeLoadHardening.html."},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the 2011 IEEE Hot Chips 23 Symposium (HCS). IEEE Computer Society","author":"Cox G.","unstructured":"G. Cox , C. Dike , and D. J. Johnston . 2011. Intel\u2019s digital random number generator (DRNG) . In Proceedings of the 2011 IEEE Hot Chips 23 Symposium (HCS). IEEE Computer Society , Washington, DC, 1--13. G. Cox, C. Dike, and D. J. Johnston. 2011. Intel\u2019s digital random number generator (DRNG). In Proceedings of the 2011 IEEE Hot Chips 23 Symposium (HCS). IEEE Computer Society, Washington, DC, 1--13."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173204"},{"key":"e_1_2_1_10_1","unstructured":"Agner Fog. 2019. Instruction tables. Retrieved from https:\/\/www.agner.org\/optimize\/instruction_tables.pdf.  Agner Fog. 2019. Instruction tables. Retrieved from https:\/\/www.agner.org\/optimize\/instruction_tables.pdf."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303976"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the 27th USENIX Security Symposium (Security). USENIX Association","author":"Gras Ben","year":"2018","unstructured":"Ben Gras , Kaveh Razavi , Herbert Bos , and Cristiano Giuffrida . 2018 . Translation leak-aside buffer: Defeating cache side-channel protections with TLB attacks . In Proceedings of the 27th USENIX Security Symposium (Security). USENIX Association , Baltimore, MD, 955--972. Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation leak-aside buffer: Defeating cache side-channel protections with TLB attacks. In Proceedings of the 27th USENIX Security Symposium (Security). USENIX Association, Baltimore, MD, 955--972."},{"key":"e_1_2_1_13_1","unstructured":"Thomas Christopher Grocutt and Yasuo Ishii. 2019. Encoding of input to branch prediction circuitry. https:\/\/patentscope.wipo.int\/search\/en\/detail.jsf?docId=WO2019106333. US Patent 2019\/0166158 A1.  Thomas Christopher Grocutt and Yasuo Ishii. 2019. Encoding of input to branch prediction circuitry. https:\/\/patentscope.wipo.int\/search\/en\/detail.jsf?docId=WO2019106333. US Patent 2019\/0166158 A1."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3268935.3268940"},{"key":"e_1_2_1_16_1","unstructured":"Intel. 2020. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volumn 3A. Retrieved from https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-vol-3a-part-1-manual.pdf.  Intel. 2020. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volumn 3A. Retrieved from https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-vol-3a-part-1-manual.pdf."},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the 7th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society","author":"Jimenez D. A.","unstructured":"D. A. Jimenez and C. Lin . 2001. Dynamic branch prediction with perceptrons . In Proceedings of the 7th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society , Washington, DC, 197--206. D. A. Jimenez and C. Lin. 2001. Dynamic branch prediction with perceptrons. In Proceedings of the 7th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society, Washington, DC, 197--206."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897962"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317903"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the 12th USENIX Workshop on Offensive Technologies (WOOT). USENIX Association","author":"Koruyeh Esmaeil Mohammadian","year":"2018","unstructured":"Esmaeil Mohammadian Koruyeh , Khaled N. Khasawneh , Chengyu Song , and Nael Abu-Ghazaleh . 2018 . Spectre returns! Speculation attacks using the return stack buffer . In Proceedings of the 12th USENIX Workshop on Offensive Technologies (WOOT). USENIX Association , Baltimore, MD. Esmaeil Mohammadian Koruyeh, Khaled N. Khasawneh, Chengyu Song, and Nael Abu-Ghazaleh. 2018. Spectre returns! Speculation attacks using the return stack buffer. In Proceedings of the 12th USENIX Workshop on Offensive Technologies (WOOT). USENIX Association, Baltimore, MD."},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the 26th USENIX Security Symposium (Security). USENIX Association","author":"Lee Sangho","year":"2017","unstructured":"Sangho Lee , Ming-Wei Shih , Prasun Gera , Taesoo Kim , Hyesoon Kim , and Marcus Peinado . 2017 . Inferring fine-grained control flow inside SGX enclaves with branch shadowing . In Proceedings of the 26th USENIX Security Symposium (Security). USENIX Association , Vancouver, BC, 557--574. Sangho Lee, Ming-Wei Shih, Prasun Gera, Taesoo Kim, Hyesoon Kim, and Marcus Peinado. 2017. Inferring fine-grained control flow inside SGX enclaves with branch shadowing. In Proceedings of the 26th USENIX Security Symposium (Security). USENIX Association, Vancouver, BC, 557--574."},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the 36th IEEE Symposium on Security and Privacy (S&P). IEEE Computer Society","author":"Liu Fangfei","unstructured":"Fangfei Liu , Yuval Yarom , Qian Ge , Gernot Heiser , and Ruby B. Lee . 2015. Last-level cache side-channel attacks are practical . In Proceedings of the 36th IEEE Symposium on Security and Privacy (S&P). IEEE Computer Society , Washington, DC, 605--622. Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. 2015. Last-level cache side-channel attacks are practical. In Proceedings of the 36th IEEE Symposium on Security and Privacy (S&P). IEEE Computer Society, Washington, DC, 605--622."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the 25th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society","author":"Perais Arthur","unstructured":"Arthur Perais , Rami Sheikh , Luke Yen , Michael McIlvaine , and Robert D. Clancy . 2019. Elastic instruction fetching . In Proceedings of the 25th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society , Washington, DC, 478--490. Arthur Perais, Rami Sheikh, Luke Yen, Michael McIlvaine, and Robert D. Clancy. 2019. Elastic instruction fetching. In Proceedings of the 25th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society, Washington, DC, 478--490."},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the Technical BSD Conference (BSDCan","author":"Percival Colin","year":"2005","unstructured":"Colin Percival . 2005 . Cache missing for fun and profit . In Proceedings of the Technical BSD Conference (BSDCan 2005). Colin Percival. 2005. Cache missing for fun and profit. In Proceedings of the Technical BSD Conference (BSDCan 2005)."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_2_1_30_1","unstructured":"Primate Labs. 2019. Geekbench. Retrieved from https:\/\/www.geekbench.com\/.  Primate Labs. 2019. Geekbench. Retrieved from https:\/\/www.geekbench.com\/."},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE Computer Society","author":"Qureshi Moinuddin K.","year":"2018","unstructured":"Moinuddin K. Qureshi . 2018 . CEASER: Mitigating eviction-based cache attacks via dynamically encrypted address . In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE Computer Society , Washington, DC, 775--787. Moinuddin K. Qureshi. 2018. CEASER: Mitigating eviction-based cache attacks via dynamically encrypted address. In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE Computer Society, Washington, DC, 775--787."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the 28th USENIX Security Symposium (Security). USENIX Association","author":"Reis Charles","year":"2019","unstructured":"Charles Reis , Alexander Moshchuk , and Nasko Oskov . 2019 . Site isolation: Process separation for web sites within the browser . In Proceedings of the 28th USENIX Security Symposium (Security). USENIX Association , Santa Clara, CA, 1661--1678. Charles Reis, Alexander Moshchuk, and Nasko Oskov. 2019. Site isolation: Process separation for web sites within the browser. In Proceedings of the 28th USENIX Security Symposium (Security). USENIX Association, Santa Clara, CA, 1661--1678."},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM","author":"Saileshwar Gururaj","unstructured":"Gururaj Saileshwar and Moinuddin K. Qureshi . 2019. CleanupSpec: An \u201cundo\u201d approach to safe speculation . In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM , New York, NY, 73--86. Gururaj Saileshwar and Moinuddin K. Qureshi. 2019. CleanupSpec: An \u201cundo\u201d approach to safe speculation. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM, New York, NY, 73--86."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322216"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5).","author":"Seznec Andre","year":"2014","unstructured":"Andre Seznec . 2014 . TAGE-SC-L Branch Predictors again . In Proceedings of the 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5). Andre Seznec. 2014. TAGE-SC-L Branch Predictors again. In Proceedings of the 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243736"},{"key":"e_1_2_1_39_1","unstructured":"Standard Performance Evaluation Corporation. 2017. SPEC CPU Benchmark Suites. Retrieved from https:\/\/www.spec.org\/cpu\/.  Standard Performance Evaluation Corporation. 2017. SPEC CPU Benchmark Suites. Retrieved from https:\/\/www.spec.org\/cpu\/."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304060"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/2724966.2725064"},{"key":"e_1_2_1_42_1","volume-title":"Retpoline: A software construct for preventing branch-target-injection.","author":"Turner Paul","year":"2018","unstructured":"Paul Turner . 2018 . Retpoline: A software construct for preventing branch-target-injection. Retrieved from https:\/\/support.google.com\/faqs\/answer\/7625886. Paul Turner. 2018. Retpoline: A software construct for preventing branch-target-injection. Retrieved from https:\/\/support.google.com\/faqs\/answer\/7625886."},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the 25th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society","author":"Vougioukas Ilias","unstructured":"Ilias Vougioukas , Nikos Nikoleris , Andreas Sandberg , Stephan Diestelhorst , Bashir M. Al-Hashimi , and Geoff V. Merrett . 2019. BRB: Mitigating branch predictor side-channels . In Proceedings of the 25th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society , Washington, DC, 466--477. Ilias Vougioukas, Nikos Nikoleris, Andreas Sandberg, Stephan Diestelhorst, Bashir M. Al-Hashimi, and Geoff V. Merrett. 2019. BRB: Mitigating branch predictor side-channels. In Proceedings of the 25th IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society, Washington, DC, 466--477."},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the 28th USENIX Security Symposium (Security). USENIX Association","author":"Werner Mario","year":"2019","unstructured":"Mario Werner , Thomas Unterluggauer , Lukas Giner , Michael Schwarz , Daniel Gruss , and Stefan Mangard . 2019 . ScatterCache: Thwarting cache attacks via cache set randomization . In Proceedings of the 28th USENIX Security Symposium (Security). USENIX Association , Santa Clara, CA, 675--692. Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael Schwarz, Daniel Gruss, and Stefan Mangard. 2019. ScatterCache: Thwarting cache attacks via cache set randomization. In Proceedings of the 28th USENIX Security Symposium (Security). USENIX Association, Santa Clara, CA, 675--692."},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the 36th IEEE Symposium on Security and Privacy (S&P). IEEE Computer Society","author":"Xu Y.","unstructured":"Y. Xu , W. Cui , and M. Peinado . 2015. Controlled-channel attacks: Deterministic side channels for untrusted operating systems . In Proceedings of the 36th IEEE Symposium on Security and Privacy (S&P). IEEE Computer Society , Washington, DC, 640--656. Y. Xu, W. Cui, and M. Peinado. 2015. Controlled-channel attacks: Deterministic side channels for untrusted operating systems. In Proceedings of the 36th IEEE Symposium on Security and Privacy (S&P). IEEE Computer Society, Washington, DC, 640--656."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the 23rd USENIX Security Symposium (Security). USENIX Association","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack . In Proceedings of the 23rd USENIX Security Symposium (Security). USENIX Association , San Diego, CA, 719--732. Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack. In Proceedings of the 23rd USENIX Security Symposium (Security). USENIX Association, San Diego, CA, 719--732."},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the 24th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM","author":"Yeh Tse-Yu","unstructured":"Tse-Yu Yeh and Yale N. Patt . 1991. Two-level adaptive training branch prediction . In Proceedings of the 24th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM , New York, NY, 51--61. Tse-Yu Yeh and Yale N. Patt. 1991. Two-level adaptive training branch prediction. In Proceedings of the 24th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM, New York, NY, 51--61."},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM","author":"Yu Jiyong","unstructured":"Jiyong Yu , Mengjia Yan , Artem Khyzha , Adam Morrison , Josep Torrellas , and Christopher W. Fletcher . 2019. Speculative taint tracking (STT): A comprehensive protection for speculatively accessed data . In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM , New York, NY, 954--968. Jiyong Yu, Mengjia Yan, Artem Khyzha, Adam Morrison, Josep Torrellas, and Christopher W. Fletcher. 2019. Speculative taint tracking (STT): A comprehensive protection for speculatively accessed data. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM, New York, NY, 954--968."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378526"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3404189","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3404189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:42Z","timestamp":1750195902000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3404189"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,3]]},"references-count":49,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020,9,30]]}},"alternative-id":["10.1145\/3404189"],"URL":"https:\/\/doi.org\/10.1145\/3404189","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8,3]]},"assertion":[{"value":"2019-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-08-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}