{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:08Z","timestamp":1750220588412,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,8,17]],"date-time":"2020-08-17T00:00:00Z","timestamp":1597622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,17]]},"DOI":"10.1145\/3404397.3404422","type":"proceedings-article","created":{"date-parts":[[2020,8,9]],"date-time":"2020-08-09T03:54:26Z","timestamp":1596945266000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Automatic Identification and Precise Attribution of DRAM Bandwidth Contention"],"prefix":"10.1145","author":[{"given":"Christian","family":"Helm","sequence":"first","affiliation":[{"name":"The University of Tokyo, Japan"}]},{"given":"Kenjiro","family":"Taura","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Japan"}]}],"member":"320","published-online":{"date-parts":[[2020,8,17]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/3095770.3095773"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/IISWC.2009.5306793"},{"unstructured":"Timo Bingmann. 2013. Parallel Memory Bandwidth Benchmark. https:\/\/panthema.net\/2013\/pmbw\/  Timo Bingmann. 2013. Parallel Memory Bandwidth Benchmark. https:\/\/panthema.net\/2013\/pmbw\/","key":"e_1_3_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/IPDPS.2014.105"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/CGO.2013.6494987"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/ISPASS.2012.6189221"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems","author":"Fedorova Alexandra","year":"2013","unstructured":"Alexandra Fedorova , Justin Funston , Fabien Gaud , Renaud Lachaize , Vivien Qu , and Mark Roth . 2013 . Traffic Management : A Holistic Approach to Memory Placement on NUMA Systems . Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems (2013), 381\u2013393. https:\/\/doi.org\/10.1145\/2451116.2451157 10.1145\/2451116.2451157 Alexandra Fedorova, Justin Funston, Fabien Gaud, Renaud Lachaize, Vivien Qu, and Mark Roth. 2013. Traffic Management : A Holistic Approach to Memory Placement on NUMA Systems. Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems (2013), 381\u2013393. https:\/\/doi.org\/10.1145\/2451116.2451157"},{"key":"e_1_3_2_1_10_1","article-title":"MemAxes: Visualization and Analytics for Characterizing Complex Memory Performance Behaviors","volume":"27","author":"Gimenez Alfredo","year":"2017","unstructured":"Alfredo Gimenez , Todd Gamblin , Ilir Jusufi , Abhinav Bhatele , Martin Schulz , Peer\u00a0Timo Bremer , and Bernd Hamann . 2017 . MemAxes: Visualization and Analytics for Characterizing Complex Memory Performance Behaviors . IEEE Transactions on Visualization and Computer Graphics 27 , 5(2017). Alfredo Gimenez, Todd Gamblin, Ilir Jusufi, Abhinav Bhatele, Martin Schulz, Peer\u00a0Timo Bremer, and Bernd Hamann. 2017. MemAxes: Visualization and Analytics for Characterizing Complex Memory Performance Behaviors. IEEE Transactions on Visualization and Computer Graphics 27, 5(2017).","journal-title":"IEEE Transactions on Visualization and Computer Graphics"},{"key":"e_1_3_2_1_11_1","volume-title":"Dissecting On-Node Memory Access Performance: A Semantic Approach. International Conference for High Performance Computing, Networking, Storage and Analysis, SC (2014","author":"Gim\u00e9nez Alfredo","year":"2014","unstructured":"Alfredo Gim\u00e9nez , Todd Gamblin , Barry Rountree , Abhinav Bhatele , Ilir Jusufi , Peer\u00a0Timo Bremer , and Bernd Hamann . 2014 . Dissecting On-Node Memory Access Performance: A Semantic Approach. International Conference for High Performance Computing, Networking, Storage and Analysis, SC (2014 ), 166\u2013176. https:\/\/doi.org\/10.1109\/SC.2014.19 10.1109\/SC.2014.19 Alfredo Gim\u00e9nez, Todd Gamblin, Barry Rountree, Abhinav Bhatele, Ilir Jusufi, Peer\u00a0Timo Bremer, and Bernd Hamann. 2014. Dissecting On-Node Memory Access Performance: A Semantic Approach. International Conference for High Performance Computing, Networking, Storage and Analysis, SC (2014), 166\u2013176. https:\/\/doi.org\/10.1109\/SC.2014.19"},{"unstructured":"Ga\u00ebl Guennebaud Beno\u00eet Jacob 2010. Eigen v3. http:\/\/eigen.tuxfamily.org  Ga\u00ebl Guennebaud Beno\u00eet Jacob 2010. Eigen v3. http:\/\/eigen.tuxfamily.org","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1007\/978-3-030-20656-7_11"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/3368474.3368476"},{"unstructured":"Intel Corporation. 2017. Performance Counter Monitor. http:\/\/www.intel.com\/software\/pcm  Intel Corporation. 2017. Performance Counter Monitor. http:\/\/www.intel.com\/software\/pcm","key":"e_1_3_2_1_15_1"},{"unstructured":"Intel Corporation. 2018. Finding your memory access performance bottlenecks. https:\/\/software.intel.com\/en-us\/articles\/finding-your-memory-access-performance-bottlenecks  Intel Corporation. 2018. Finding your memory access performance bottlenecks. https:\/\/software.intel.com\/en-us\/articles\/finding-your-memory-access-performance-bottlenecks","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 2012 USENIX Annual Technical Conference","author":"Lachaize Renaud","year":"2012","unstructured":"Renaud Lachaize , Baptiste Lepers , and Vivien Qu\u00e9ma . 2012 . MemProf: A Memory Profiler for NUMA Multicore Systems . Proceedings of the 2012 USENIX Annual Technical Conference (2012). https:\/\/www.usenix.org\/system\/files\/conference\/atc12\/atc12-final229.pdf Renaud Lachaize, Baptiste Lepers, and Vivien Qu\u00e9ma. 2012. MemProf: A Memory Profiler for NUMA Multicore Systems. Proceedings of the 2012 USENIX Annual Technical Conference (2012). https:\/\/www.usenix.org\/system\/files\/conference\/atc12\/atc12-final229.pdf"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/2503210.2503297"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/2555243.2555271"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/2807591.2807648"},{"unstructured":"McCalpin John D. 1995. STREAM benchmark. http:\/\/www.cs.virginia.edu\/stream\/  McCalpin John D. 1995. STREAM benchmark. http:\/\/www.cs.virginia.edu\/stream\/","key":"e_1_3_2_1_21_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/3030207.3030223"},{"key":"e_1_3_2_1_23_1","volume-title":"The overhead of profiling using PMU hardware counters. CERN Openlab Report","author":"Nowak Andrzej","year":"2014","unstructured":"Andrzej Nowak and Georgios Bitzes . 2014. The overhead of profiling using PMU hardware counters. CERN Openlab Report ( 2014 ). Andrzej Nowak and Georgios Bitzes. 2014. The overhead of profiling using PMU hardware counters. CERN Openlab Report (2014)."},{"doi-asserted-by":"crossref","unstructured":"Y Qiao K Hashimoto A Eriguchi H Wang D Wang Y Tsuruoka and K Taura. 2018. Parallelizing and optimizing neural Encoder Decoder models without padding on multi-core architecture. Future Generation Computer Systems(2018).  Y Qiao K Hashimoto A Eriguchi H Wang D Wang Y Tsuruoka and K Taura. 2018. Parallelizing and optimizing neural Encoder Decoder models without padding on multi-core architecture. Future Generation Computer Systems(2018).","key":"e_1_3_2_1_24_1","DOI":"10.1109\/IPDPSW.2017.165"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/3225058.3225094"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of VPA 2014: 1st Workshop on Visual Performance Analysis. 42\u201349","author":"Weyers Benjamin","year":"2015","unstructured":"Benjamin Weyers , Christian Terboven , Dirk Schmidl , Joachim Herber , Torsten\u00a0 W. Kuhlen , Matthias\u00a0 S. M\u00fcller , and Bernd Hentschel . 2015 . Visualization of Memory Access Behavior on Hierarchical NUMA Architectures . In Proceedings of VPA 2014: 1st Workshop on Visual Performance Analysis. 42\u201349 . https:\/\/doi.org\/10.1109\/VPA.2014.12 10.1109\/VPA.2014.12 Benjamin Weyers, Christian Terboven, Dirk Schmidl, Joachim Herber, Torsten\u00a0W. Kuhlen, Matthias\u00a0S. M\u00fcller, and Bernd Hentschel. 2015. Visualization of Memory Access Behavior on Hierarchical NUMA Architectures. In Proceedings of VPA 2014: 1st Workshop on Visual Performance Analysis. 42\u201349. https:\/\/doi.org\/10.1109\/VPA.2014.12"},{"key":"e_1_3_2_1_27_1","volume-title":"DR-BW: Identifying Bandwidth Contention in NUMA Architectures with Supervised Learning. In IEEE International Parallel and Distributed Processing Symposium, IPDPS.","author":"Xu Hao","year":"2017","unstructured":"Hao Xu , Shasha Wen , Alfredo Gimenez , Todd Gamblin , and Xu Liu . 2017 . DR-BW: Identifying Bandwidth Contention in NUMA Architectures with Supervised Learning. In IEEE International Parallel and Distributed Processing Symposium, IPDPS. Hao Xu, Shasha Wen, Alfredo Gimenez, Todd Gamblin, and Xu Liu. 2017. DR-BW: Identifying Bandwidth Contention in NUMA Architectures with Supervised Learning. In IEEE International Parallel and Distributed Processing Symposium, IPDPS."},{"unstructured":"Hao Xu Shasha Wen Alfredo Gimenez Todd Gamblin and Xu Liu. 2017. DR-BW mini-benchmarks source code. https:\/\/github.com\/xuhao417347761\/DR-BW\/tree\/master\/mini-benchmarks  Hao Xu Shasha Wen Alfredo Gimenez Todd Gamblin and Xu Liu. 2017. DR-BW mini-benchmarks source code. https:\/\/github.com\/xuhao417347761\/DR-BW\/tree\/master\/mini-benchmarks","key":"e_1_3_2_1_28_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1109\/ISPASS.2014.6844459"}],"event":{"acronym":"ICPP '20","name":"ICPP '20: 49th International Conference on Parallel Processing","location":"Edmonton AB Canada"},"container-title":["49th International Conference on Parallel Processing - ICPP"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3404397.3404422","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3404397.3404422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:42Z","timestamp":1750195902000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3404397.3404422"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,17]]},"references-count":27,"alternative-id":["10.1145\/3404397.3404422","10.1145\/3404397"],"URL":"https:\/\/doi.org\/10.1145\/3404397.3404422","relation":{},"subject":[],"published":{"date-parts":[[2020,8,17]]},"assertion":[{"value":"2020-08-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}