{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:08Z","timestamp":1750220588286,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,8,17]],"date-time":"2020-08-17T00:00:00Z","timestamp":1597622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Vetenskapsr\u00e5det","award":["VR-2014-06221"],"award-info":[{"award-number":["VR-2014-06221"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,17]]},"DOI":"10.1145\/3404397.3404431","type":"proceedings-article","created":{"date-parts":[[2020,8,9]],"date-time":"2020-08-09T03:54:26Z","timestamp":1596945266000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A GPU Register File using Static Data Compression"],"prefix":"10.1145","author":[{"given":"Alexandra","family":"Angerd","sequence":"first","affiliation":[{"name":"Chalmers University of Technology, Sweden"}]},{"given":"Erik","family":"Sintorn","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology"}]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology"}]}],"member":"320","published-online":{"date-parts":[[2020,8,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3151032"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304026"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Shin-Pao Cheng and Shi-Yu Huang. 2005. A low-power SRAM design using quiet-bitline architecture. 135\u2013 139. https:\/\/doi.org\/10.1109\/MTDT.2005.10  Shin-Pao Cheng and Shi-Yu Huang. 2005. A low-power SRAM design using quiet-bitline architecture. 135\u2013 139. https:\/\/doi.org\/10.1109\/MTDT.2005.10","DOI":"10.1109\/MTDT.2005.10"},{"volume-title":"Retrieved","year":"2019","author":"NVIDIA Corporation","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522330"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830784"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00073"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123974"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080239"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750417"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"volume-title":"A Survey of Techniques for Approximate Computing. Comput. Surveys 48, 4 (3","year":"2016","author":"Mittal Sparsh","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2546249"},{"key":"e_1_3_2_1_16_1","unstructured":"NVIDIA. 2009. NVIDIA\u2019s Next Generation CUDA Compute Architecture: Fermi. White Paper.  NVIDIA. 2009. NVIDIA\u2019s Next Generation CUDA Compute Architecture: Fermi. White Paper."},{"key":"e_1_3_2_1_17_1","unstructured":"NVIDIA. 2017. NVIDIA TESLA V100 GPU ARCHITECTURE. White Paper.  NVIDIA. 2017. NVIDIA TESLA V100 GPU ARCHITECTURE. White Paper."},{"key":"e_1_3_2_1_18_1","unstructured":"NVIDIA. 2018. NVIDIA Turing GPU Architecture: Graphics reinvented. White Paper.  NVIDIA. 2018. NVIDIA Turing GPU Architecture: Graphics reinvented. White Paper."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"volume-title":"Shadertoy. Retrieved","year":"2017","author":"Quilez I.","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494996"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370864"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243905"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"X. Wang and W. Zhang. 2017. GPU Register Packing: Dynamically Exploiting Narrow-Width Operands to Improve Performance. In 2017 IEEE Trustcom\/BigDataSE\/ICESS. 745\u2013752. https:\/\/doi.org\/10.1109\/Trustcom\/BigDataSE\/ICESS.2017.308  X. Wang and W. Zhang. 2017. GPU Register Packing: Dynamically Exploiting Narrow-Width Operands to Improve Performance. In 2017 IEEE Trustcom\/BigDataSE\/ICESS. 745\u2013752. https:\/\/doi.org\/10.1109\/Trustcom\/BigDataSE\/ICESS.2017.308","DOI":"10.1109\/Trustcom\/BigDataSE\/ICESS.2017.308"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2015.12.003"}],"event":{"name":"ICPP '20: 49th International Conference on Parallel Processing","acronym":"ICPP '20","location":"Edmonton AB Canada"},"container-title":["49th International Conference on Parallel Processing - ICPP"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3404397.3404431","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3404397.3404431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:42Z","timestamp":1750195902000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3404397.3404431"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,17]]},"references-count":26,"alternative-id":["10.1145\/3404397.3404431","10.1145\/3404397"],"URL":"https:\/\/doi.org\/10.1145\/3404397.3404431","relation":{},"subject":[],"published":{"date-parts":[[2020,8,17]]},"assertion":[{"value":"2020-08-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}