{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:09Z","timestamp":1750220589284,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,8,17]],"date-time":"2020-08-17T00:00:00Z","timestamp":1597622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012659","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["Grant 61832007, Grant 61821003, Grant 61772222, and Grant U1705261"],"award-info":[{"award-number":["Grant 61832007, Grant 61821003, Grant 61772222, and Grant U1705261"]}],"id":[{"id":"10.13039\/501100012659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013076","name":"National Major Science and Technology Projects of China","doi-asserted-by":"publisher","award":["No. 2017ZX01032-101"],"award-info":[{"award-number":["No. 2017ZX01032-101"]}],"id":[{"id":"10.13039\/501100013076","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["No.2019kfyXMBZ037"],"award-info":[{"award-number":["No.2019kfyXMBZ037"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,17]]},"DOI":"10.1145\/3404397.3404461","type":"proceedings-article","created":{"date-parts":[[2020,8,9]],"date-time":"2020-08-09T03:54:26Z","timestamp":1596945266000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["CCHL: Compression-Consolidation Hardware Logging for Efficient Failure-Atomic Persistent Memory Updates"],"prefix":"10.1145","author":[{"given":"Xueliang","family":"Wei","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Tong","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengning","family":"Wang","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liuqing","family":"Ye","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,8,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Mohammad Arjomand Mahmut\u00a0T. Kandemir Anand Sivasubramaniam and Chita\u00a0R. Das. 2016. Boosting Access Parallelism to PCM-based Main Memory. In ISCA. 695\u2013706.  Mohammad Arjomand Mahmut\u00a0T. Kandemir Anand Sivasubramaniam and Chita\u00a0R. Das. 2016. Boosting Access Parallelism to PCM-based Main Memory. In ISCA. 695\u2013706.","DOI":"10.1145\/3007787.3001211"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.14778\/3025111.3025116"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Hans-J. Boehm and Sarita\u00a0V. Adve. 2008. Foundations of the C++ Concurrency Memory Model. In PLDI. 68\u201378.  Hans-J. Boehm and Sarita\u00a0V. Adve. 2008. Foundations of the C++ Concurrency Memory Model. In PLDI. 68\u201378.","DOI":"10.1145\/1379022.1375591"},{"volume-title":"Atlas: Leveraging Locks for Non-volatile Memory Consistency. In OOPSLA. 433\u2013452.","year":"2014","author":"Chakrabarti R.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.14778\/2752939.2752947"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Joel Coburn Adrian\u00a0M. Caulfield Ameen Akel Laura\u00a0M. Grupp Rajesh\u00a0K. Gupta Ranjit Jhala and Steven Swanson. 2011. NV-Heaps: Making Persistent Objects Fast and Safe with Next-generation Non-volatile Memories. In ASPLOS. 105\u2013118.  Joel Coburn Adrian\u00a0M. Caulfield Ameen Akel Laura\u00a0M. Grupp Rajesh\u00a0K. Gupta Ranjit Jhala and Steven Swanson. 2011. NV-Heaps: Making Persistent Objects Fast and Safe with Next-generation Non-volatile Memories. In ASPLOS. 105\u2013118.","DOI":"10.1145\/1961296.1950380"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"K. Doshi E. Giles and P. Varman. 2016. Atomic persistence for SCM with a non-intrusive backend controller. In HPCA. 77\u201389.  K. Doshi E. Giles and P. Varman. 2016. Atomic persistence for SCM with a non-intrusive backend controller. In HPCA. 77\u201389.","DOI":"10.1109\/HPCA.2016.7446055"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"E.\u00a0R. Giles K. Doshi and P. Varman. 2015. SoftWrAP: A lightweight framework for transactional support of storage class memory. In MSST. 1\u201314.  E.\u00a0R. Giles K. Doshi and P. Varman. 2015. SoftWrAP: A lightweight framework for transactional support of storage class memory. In MSST. 1\u201314.","DOI":"10.1109\/MSST.2015.7208276"},{"key":"e_1_3_2_1_11_1","unstructured":"Deukyeon Hwang Wook-Hee Kim Youjip Won and Beomseok Nam. 2018. Endurable Transient Inconsistency in Byte-Addressable Persistent B+-Tree. In FAST. 187\u2013200.  Deukyeon Hwang Wook-Hee Kim Youjip Won and Beomseok Nam. 2018. Endurable Transient Inconsistency in Byte-Addressable Persistent B+-Tree. In FAST. 187\u2013200."},{"key":"e_1_3_2_1_12_1","unstructured":"Intel. 2015. Intel Xeon Processor D Product Family Technical Overview. https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-processor-d-product-family-technical-overview#_Toc419802876  Intel. 2015. Intel Xeon Processor D Product Family Technical Overview. https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-processor-d-product-family-technical-overview#_Toc419802876"},{"key":"e_1_3_2_1_13_1","unstructured":"Intel. 2018. Intel\u00ae 64 and IA-32 Architectures Software Developer Manuals. https:\/\/software.intel.com\/en-us\/articles\/intel-sdm  Intel. 2018. Intel\u00ae 64 and IA-32 Architectures Software Developer Manuals. https:\/\/software.intel.com\/en-us\/articles\/intel-sdm"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Joseph Izraelevitz Terence Kelly and Aasheesh Kolli. 2016. Failure-Atomic Persistent Memory Updates via JUSTDO Logging. In ASPLOS. 427\u2013442.  Joseph Izraelevitz Terence Kelly and Aasheesh Kolli. 2016. Failure-Atomic Persistent Memory Updates via JUSTDO Logging. In ASPLOS. 427\u2013442.","DOI":"10.1145\/2954679.2872410"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"J. Jeong C.\u00a0H. Park J. Huh and S. Maeng. 2018. Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory. In MICRO. 520\u2013532.  J. Jeong C.\u00a0H. Park J. Huh and S. Maeng. 2018. Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory. In MICRO. 520\u2013532.","DOI":"10.1109\/MICRO.2018.00049"},{"volume-title":"DHTM: Durable Hardware Transactional Memory. In ISCA. 452\u2013465.","year":"2018","author":"Joshi A.","key":"e_1_3_2_1_16_1"},{"volume-title":"ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging. In HPCA. 361\u2013372.","year":"2017","author":"Joshi A.","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872392"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Aasheesh Kolli Vaibhav Gogte Ali Saidi Stephan Diestelhorst Peter\u00a0M. Chen Satish Narayanasamy and Thomas\u00a0F. Wenisch. 2017. Language-level Persistency. In ISCA. 481\u2013493.  Aasheesh Kolli Vaibhav Gogte Ali Saidi Stephan Diestelhorst Peter\u00a0M. Chen Satish Narayanasamy and Thomas\u00a0F. Wenisch. 2017. Language-level Persistency. In ISCA. 481\u2013493.","DOI":"10.1145\/3140659.3080229"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Aasheesh Kolli Steven Pelley Ali Saidi Peter\u00a0M. Chen and Thomas\u00a0F. Wenisch. 2016. High-Performance Transactions for Persistent Memories. In ASPLOS. 399\u2013411.  Aasheesh Kolli Steven Pelley Ali Saidi Peter\u00a0M. Chen and Thomas\u00a0F. Wenisch. 2016. High-Performance Transactions for Persistent Memories. In ASPLOS. 399\u2013411.","DOI":"10.1145\/2954679.2872381"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"A. Kolli J. Rosen S. Diestelhorst A. Saidi S. Pelley S. Liu P.\u00a0M. Chen and T.\u00a0F. Wenisch. 2016. Delegated persist ordering. In MICRO. 1\u201313.  A. Kolli J. Rosen S. Diestelhorst A. Saidi S. Pelley S. Liu P.\u00a0M. Chen and T.\u00a0F. Wenisch. 2016. Delegated persist ordering. In MICRO. 1\u201313.","DOI":"10.1109\/MICRO.2016.7783761"},{"key":"e_1_3_2_1_22_1","first-page":"1","article-title":"Leave the Cache Hierarchy Operation As It Is","volume":"5","author":"Lai Chun-Hao","year":"2017","journal-title":"A New Persistent Memory Accelerating Approach. In DAC."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Benjamin\u00a0C. Lee Engin Ipek Onur Mutlu and Doug Burger. 2009. Architecting Phase Change Memory As a Scalable Dram Alternative. In ISCA. 2\u201313.  Benjamin\u00a0C. Lee Engin Ipek Onur Mutlu and Doug Burger. 2009. Architecting Phase Change Memory As a Scalable Dram Alternative. In ISCA. 2\u201313.","DOI":"10.1145\/1555815.1555758"},{"volume-title":"WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. In FAST. 257\u2013270.","year":"2017","author":"Lee Se\u00a0Kwon","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","unstructured":"Y. Lee S. Kim S. Hong and J. Lee. 2013. Skinflint DRAM system: Minimizing DRAM chip writes for low power. In HPCA. 25\u201334.  Y. Lee S. Kim S. Hong and J. Lee. 2013. Skinflint DRAM system: Minimizing DRAM chip writes for low power. In HPCA. 25\u201334."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"S. Li J.\u00a0H. Ahn R.\u00a0D. Strong 2009. McPAT: An integrated power area and timing modeling framework for multicore and manycore architectures. In MICRO. 469\u2013480.  S. Li J.\u00a0H. Ahn R.\u00a0D. Strong 2009. McPAT: An integrated power area and timing modeling framework for multicore and manycore architectures. In MICRO. 469\u2013480.","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Mengxing Liu Mingxing Zhang Kang Chen Xuehai Qian Yongwei Wu Weimin Zheng and Jinglei Ren. 2017. DudeTM: Building Durable Transactions with Decoupling for Persistent Memory. In ASPLOS. 329\u2013343.  Mengxing Liu Mingxing Zhang Kang Chen Xuehai Qian Yongwei Wu Weimin Zheng and Jinglei Ren. 2017. DudeTM: Building Durable Transactions with Decoupling for Persistent Memory. In ASPLOS. 329\u2013343.","DOI":"10.1145\/3093336.3037714"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Y. Lu J. Shu and L. Sun. 2015. Blurred persistence in transactional persistent memory. In MSST. 1\u201313.  Y. Lu J. Shu and L. Sun. 2015. Blurred persistence in transactional persistent memory. In MSST. 1\u201313.","DOI":"10.1109\/MSST.2015.7208274"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Amirsaman Memaripour Anirudh Badam Amar Phanishayee Yanqi Zhou Ramnatthan Alagappan Karin Strauss and Steven Swanson. 2017. Atomic In-place Updates for Non-volatile Main Memories with Kamino-Tx. In EuroSys. 499\u2013512.  Amirsaman Memaripour Anirudh Badam Amar Phanishayee Yanqi Zhou Ramnatthan Alagappan Karin Strauss and Steven Swanson. 2017. Atomic In-place Updates for Non-volatile Main Memories with Kamino-Tx. In EuroSys. 499\u2013512.","DOI":"10.1145\/3064176.3064215"},{"key":"e_1_3_2_1_31_1","unstructured":"Microsoft. 2016. Control Transaction Durability - SQL Server | Microsoft Docs. https:\/\/docs.microsoft.com\/en-us\/sql\/relational-databases\/logs\/control-transaction-durability?view=sql-server-2017  Microsoft. 2016. Control Transaction Durability - SQL Server | Microsoft Docs. https:\/\/docs.microsoft.com\/en-us\/sql\/relational-databases\/logs\/control-transaction-durability?view=sql-server-2017"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Sanketh Nalli Swapnil Haria Mark\u00a0D. Hill Michael\u00a0M. Swift Haris Volos and Kimberly Keeton. 2017. An Analysis of Persistent Memory Use with WHISPER. In ASPLOS. 135\u2013148.  Sanketh Nalli Swapnil Haria Mark\u00a0D. Hill Michael\u00a0M. Swift Haris Volos and Kimberly Keeton. 2017. An Analysis of Persistent Memory Use with WHISPER. In ASPLOS. 135\u2013148.","DOI":"10.1145\/3093336.3037730"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Dushyanth Narayanan and Orion Hodson. 2012. Whole-system Persistence. In ASPLOS. 401\u2013410.  Dushyanth Narayanan and Orion Hodson. 2012. Whole-system Persistence. In ASPLOS. 401\u2013410.","DOI":"10.1145\/2248487.2151018"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"T. Nguyen and D. Wentzlaff. 2018. PiCL: A Software-Transparent Persistent Cache Log for Nonvolatile Main Memory. In MICRO. 507\u2013519.  T. Nguyen and D. Wentzlaff. 2018. PiCL: A Software-Transparent Persistent Cache Log for Nonvolatile Main Memory. In MICRO. 507\u2013519.","DOI":"10.1109\/MICRO.2018.00048"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358326"},{"volume-title":"No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems. In HPCA. 336\u2013349.","year":"2018","author":"Ogleari A.","key":"e_1_3_2_1_36_1"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Ismail Oukid Johan Lasperas Anisoara Nica Thomas Willhalm and Wolfgang Lehner. 2016. FPTree: A Hybrid SCM-DRAM Persistent and Concurrent B-Tree for Storage Class Memory. In SIGMOD. 371\u2013386.  Ismail Oukid Johan Lasperas Anisoara Nica Thomas Willhalm and Wolfgang Lehner. 2016. FPTree: A Hybrid SCM-DRAM Persistent and Concurrent B-Tree for Storage Class Memory. In SIGMOD. 371\u2013386.","DOI":"10.1145\/2882903.2915251"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Steven Pelley Peter\u00a0M. Chen and Thomas\u00a0F. Wenisch. 2014. Memory persistency. In ISCA. 265\u2013276.  Steven Pelley Peter\u00a0M. Chen and Thomas\u00a0F. Wenisch. 2014. Memory persistency. In ISCA. 265\u2013276.","DOI":"10.1145\/2678373.2665712"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732228.2732231"},{"key":"e_1_3_2_1_40_1","unstructured":"Jinglei Ren Jishen Zhao Samira Khan Jongmoo Choi Yongwei Wu and Onur Mutlu. 2015. ThyNVM: Enabling Software-transparent Crash Consistency in Persistent Memory Systems. In MICRO. 672\u2013685.  Jinglei Ren Jishen Zhao Samira Khan Jongmoo Choi Yongwei Wu and Onur Mutlu. 2015. ThyNVM: Enabling Software-transparent Crash Consistency in Persistent Memory Systems. In MICRO. 672\u2013685."},{"volume-title":"Proteus: A Flexible and Fast Software Supported Hardware Logging Approach for NVM. In MICRO. 178\u2013190.","year":"2017","author":"Shin Seunghee","key":"e_1_3_2_1_41_1"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"crossref","unstructured":"Seunghee Shin James Tuck and Yan Solihin. 2017. Hiding the Long Latency of Persist Barriers Using Speculative Execution. In ISCA. 175\u2013186.  Seunghee Shin James Tuck and Yan Solihin. 2017. Hiding the Long Latency of Persist Barriers Using Speculative Execution. In ISCA. 175\u2013186.","DOI":"10.1145\/3140659.3080240"},{"key":"e_1_3_2_1_43_1","unstructured":"Shivaram Venkataraman Niraj Tolia Parthasarathy Ranganathan and Roy\u00a0H. Campbell. 2011. Consistent and Durable Data Structures for Non-volatile Byte-addressable Memory. In FAST. 61\u201375.  Shivaram Venkataraman Niraj Tolia Parthasarathy Ranganathan and Roy\u00a0H. Campbell. 2011. Consistent and Durable Data Structures for Non-volatile Byte-addressable Memory. In FAST. 61\u201375."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Haris Volos Andres\u00a0Jaan Tack and Michael\u00a0M. Swift. 2011. Mnemosyne: lightweight persistent memory. In ASPLOS. 91\u2013104.  Haris Volos Andres\u00a0Jaan Tack and Michael\u00a0M. Swift. 2011. Mnemosyne: lightweight persistent memory. In ASPLOS. 91\u2013104.","DOI":"10.1145\/1961296.1950379"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2876829"},{"key":"e_1_3_2_1_46_1","unstructured":"Jun Yang Qingsong Wei Cheng Chen Chundong Wang Khai\u00a0Leong Yong and Bingsheng He. 2015. NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems. In FAST. 167\u2013181.  Jun Yang Qingsong Wei Cheng Chen Chundong Wang Khai\u00a0Leong Yong and Bingsheng He. 2015. NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems. In FAST. 167\u2013181."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Jishen Zhao Sheng Li Doe\u00a0Hyun Yoon Yuan Xie and Norman\u00a0P. Jouppi. 2013. Kiln: closing the performance gap between systems with and without persistence support. In MICRO. 421\u2013432.  Jishen Zhao Sheng Li Doe\u00a0Hyun Yoon Yuan Xie and Norman\u00a0P. Jouppi. 2013. Kiln: closing the performance gap between systems with and without persistence support. In MICRO. 421\u2013432.","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","unstructured":"Ping Zhou Bo Zhao Jun Yang and Youtao Zhang. 2009. A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology. In ISCA. 14\u201323.  Ping Zhou Bo Zhao Jun Yang and Youtao Zhang. 2009. A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology. In ISCA. 14\u201323.","DOI":"10.1145\/1555815.1555759"}],"event":{"name":"ICPP '20: 49th International Conference on Parallel Processing","acronym":"ICPP '20","location":"Edmonton AB Canada"},"container-title":["49th International Conference on Parallel Processing - ICPP"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3404397.3404461","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3404397.3404461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:43Z","timestamp":1750195903000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3404397.3404461"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,17]]},"references-count":48,"alternative-id":["10.1145\/3404397.3404461","10.1145\/3404397"],"URL":"https:\/\/doi.org\/10.1145\/3404397.3404461","relation":{},"subject":[],"published":{"date-parts":[[2020,8,17]]},"assertion":[{"value":"2020-08-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}