{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:26:16Z","timestamp":1750220776090,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,7,28]],"date-time":"2020-07-28T00:00:00Z","timestamp":1595894400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Department of Science and Technology (DST), India","award":["INSPIRE Faculty Award"],"award-info":[{"award-number":["INSPIRE Faculty Award"]}]},{"name":"Industrial Research and Development Unit. IIT Delhi","award":["FIRP Project"],"award-info":[{"award-number":["FIRP Project"]}]},{"name":"Science and Engineering Research Board (SERB), India","award":["Early Career Research (ECR)"],"award-info":[{"award-number":["Early Career Research (ECR)"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,7,28]]},"DOI":"10.1145\/3407197.3407215","type":"proceedings-article","created":{"date-parts":[[2020,7,28]],"date-time":"2020-07-28T04:42:57Z","timestamp":1595911377000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Reduction of the Weight-Decay Rate of Volatile Memory Synapses in an Analog Hardware Neural Network for Accurate and Scalable On-Chip Learning"],"prefix":"10.1145","author":[{"given":"Janak","family":"Sharda","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nilabjo","family":"Dey","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankesh","family":"Jain","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debanjan","family":"Bhowmik","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,7,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"volume-title":"Proceedings of the 35th International Conference on Machine Learning 80 (10\u201315","year":"2018","author":"Bernstein Jeremy","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2019.165434"},{"volume-title":"2018. Neuromorphic computing with multi-memristive synapses. Nature Communications 9, 2514","year":"2018","author":"Boybat I.","key":"e_1_3_2_1_4_1"},{"volume-title":"IEEE International Electron Devices Meeting (IEDM)","year":"2014","author":"Burr W.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"volume-title":"International Electron Devices Meeting(1987)","year":"1987","author":"Chan Y.","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2775233"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2019.8919088"},{"volume-title":"2018. Efficient and self-adaptive in-situ learning in multilayer memristor neural networks. Nature Communications 9, 2385","year":"2018","author":"Li","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1111\/j.1469-1809.1936.tb02137.x"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2998687.2998789"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8052950"},{"volume-title":"Proc. IEEE 86","year":"1998","author":"Lecun Y.","key":"e_1_3_2_1_19_1"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"P.\u00a0A. Merolla J.\u00a0V. Arthur R.\u00a0A. Icaza A.\u00a0S. Cassidy J. Sawada and F. Akopyan. 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345 6197 (2014) 668\u2013697. https:\/\/doi.org\/10.1126\/science.1254642  P.\u00a0A. Merolla J.\u00a0V. Arthur R.\u00a0A. Icaza A.\u00a0S. Cassidy J. Sawada and F. Akopyan. 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345 6197 (2014) 668\u2013697. https:\/\/doi.org\/10.1126\/science.1254642","DOI":"10.1126\/science.1254642"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATC.2016.7764779"},{"volume-title":"Advances in Non-volatile Memory and Storage Technology","author":"Nishi Yoshio","key":"e_1_3_2_1_23_1"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea8040034"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042413"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","DOI":"10.1109\/TCSI.2016.2615312","article-title":"A Vision for All-Spin Neural Networks: A Device to System Perspective","author":"Sengupta A.","year":"2016","journal-title":"IEEE Transactions on Circuits and Systems-"},{"volume-title":"Proceedings of the ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)(2016)","year":"2016","author":"Balasubramonian Muralimanohar","key":"e_1_3_2_1_27_1"},{"volume-title":"International Electron Devices Meeting(2011)","author":"Suri M.","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aac8a5"},{"key":"e_1_3_2_1_30_1","unstructured":"Shuchang Zhou Yuxin Wu Zekun Ni Xinyu Zhou He Wen and Yuheng Zou. 2016. DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients. arXiv preprint arXiv:1606.06160(2016). https:\/\/arxiv.org\/abs\/1606.06160  Shuchang Zhou Yuxin Wu Zekun Ni Xinyu Zhou He Wen and Yuheng Zou. 2016. DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients. arXiv preprint arXiv:1606.06160(2016). https:\/\/arxiv.org\/abs\/1606.06160"}],"event":{"name":"ICONS 2020: International Conference on Neuromorphic Systems 2020","acronym":"ICONS 2020","location":"Oak Ridge TN USA"},"container-title":["International Conference on Neuromorphic Systems 2020"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3407197.3407215","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3407197.3407215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:23Z","timestamp":1750200083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3407197.3407215"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,28]]},"references-count":30,"alternative-id":["10.1145\/3407197.3407215","10.1145\/3407197"],"URL":"https:\/\/doi.org\/10.1145\/3407197.3407215","relation":{},"subject":[],"published":{"date-parts":[[2020,7,28]]},"assertion":[{"value":"2020-07-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}