{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T04:07:56Z","timestamp":1768536476118,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,7,28]],"date-time":"2020-07-28T00:00:00Z","timestamp":1595894400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Science and Engineering Research Board (SERB), India","award":["Early Career Research Award"],"award-info":[{"award-number":["Early Career Research Award"]}]},{"name":"Industrial Research and Development Unit India","award":["FIRP project"],"award-info":[{"award-number":["FIRP project"]}]},{"name":"Department of Science and Technology India","award":["INSPIRE Faculty award"],"award-info":[{"award-number":["INSPIRE Faculty award"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,7,28]]},"DOI":"10.1145\/3407197.3407615","type":"proceedings-article","created":{"date-parts":[[2020,7,28]],"date-time":"2020-07-28T04:42:57Z","timestamp":1595911377000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Design of a Conventional-Transistor-Based Analog Integrated Circuit for On-Chip Learning in a Spiking Neural Network"],"prefix":"10.1145","author":[{"given":"Shikhar","family":"Tuli","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debanjan","family":"Bhowmik","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,7,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2007.19.10.2581"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2886854"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.18-24-10464.1998"},{"key":"e_1_3_2_1_4_1","unstructured":"A. Biswas S. Prasad S. Lashkare and U. Ganguly. 2016. A simple and efficient SNN and its performance & robustness evaluation method to enable hardware implementation. arXiv preprint arXiv:1612.02233(2016).  A. Biswas S. Prasad S. Lashkare and U. Ganguly. 2016. A simple and efficient SNN and its performance & robustness evaluation method to enable hardware implementation. arXiv preprint arXiv:1612.02233(2016)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04933-y"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313954"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_3_2_1_8_1","volume-title":"Theoretical Neuroscience: Computational and Mathematical Modeling of Neural Systems","author":"Dayan Peter","year":"2005"},{"key":"e_1_3_2_1_9_1","volume-title":"On-chip Learning In A Conventional Silicon MOSFET Based Analog Hardware Neural Network. In 2019 IEEE Biomedical Circuits and Systems Conference (BioCAS). 1\u20134. https:\/\/doi.org\/10","author":"Dey N.","year":"2019"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2015.00099"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280696"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"R.\u00a0A. Fisher. [n.d.]. THE USE OF MULTIPLE MEASUREMENTS IN TAXONOMIC PROBLEMS. Annals of Eugenics 7 2 ([n.\u00a0d.]) 179\u2013188. https:\/\/doi.org\/10.1111\/j.1469-1809.1936.tb02137.x  R.\u00a0A. Fisher. [n.d.]. THE USE OF MULTIPLE MEASUREMENTS IN TAXONOMIC PROBLEMS. Annals of Eugenics 7 2 ([n.\u00a0d.]) 179\u2013188. https:\/\/doi.org\/10.1111\/j.1469-1809.1936.tb02137.x","DOI":"10.1111\/j.1469-1809.1936.tb02137.x"},{"key":"e_1_3_2_1_13_1","volume-title":"Training deep convolutional neural networks with resistive cross-point devices. Frontiers in neuroscience 11","author":"Gokmen Tayfun","year":"2017"},{"key":"e_1_3_2_1_14_1","volume-title":"The tempotron: a neuron that learns spike timing\u2013based decisions. Nature Neuroscience 9, 3 (01","author":"G\u00fctig Robert","year":"2006"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042452"},{"key":"e_1_3_2_1_16_1","first-page":"73","article-title":"Neuromorphic Silicon Neuron Circuits","volume":"5","author":"Giacomo Indiveri\u00a0et","year":"2011","journal-title":"Frontiers in Neuroscience"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"J. Lazzaro and J. Wawrzynek. 1994. Low-Power Silicon Neurons Axons and Synapses. Springer US Boston MA 153\u2013164. https:\/\/doi.org\/10.1007\/978-1-4615-2680-3_8  J. Lazzaro and J. Wawrzynek. 1994. Low-Power Silicon Neurons Axons and Synapses. Springer US Boston MA 153\u2013164. https:\/\/doi.org\/10.1007\/978-1-4615-2680-3_8","DOI":"10.1007\/978-1-4615-2680-3_8"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"e_1_3_2_1_19_1","volume-title":"2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 6197","author":"Merolla A.","year":"2014"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ab34da"},{"key":"e_1_3_2_1_21_1","volume-title":"International Conference on Artificial Neural Networks (ICANN)","author":"Prasad S.","year":"2017"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00141"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2250995"},{"key":"e_1_3_2_1_24_1","volume-title":"Towards spike-based machine intelligence with neuromorphic computing. Nature 575, 7784","author":"Roy Kaushik","year":"2019"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5129729"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.6.064003"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5012763"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2019.00095"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00891"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aac8a5"},{"key":"e_1_3_2_1_31_1","volume-title":"Fully Integrated Spiking Neural Network with Analog Neurons and RRAM Synapses. In 2019 IEEE International Electron Devices Meeting (IEDM). 14","author":"Valentian A.","year":"1957"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(01)00067-3"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1038\/nrn1248"}],"event":{"name":"ICONS 2020: International Conference on Neuromorphic Systems 2020","location":"Oak Ridge TN USA","acronym":"ICONS 2020"},"container-title":["International Conference on Neuromorphic Systems 2020"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3407197.3407615","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3407197.3407615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:23Z","timestamp":1750200083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3407197.3407615"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,28]]},"references-count":33,"alternative-id":["10.1145\/3407197.3407615","10.1145\/3407197"],"URL":"https:\/\/doi.org\/10.1145\/3407197.3407615","relation":{},"subject":[],"published":{"date-parts":[[2020,7,28]]},"assertion":[{"value":"2020-07-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}