{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:53Z","timestamp":1750220753973,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,27]],"date-time":"2020-06-27T00:00:00Z","timestamp":1593216000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,27]]},"DOI":"10.1145\/3407947.3407967","type":"proceedings-article","created":{"date-parts":[[2020,8,6]],"date-time":"2020-08-06T16:12:10Z","timestamp":1596730330000},"page":"103-111","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Cache\/Memory Coordinated Fair Scheduling for Hybrid Memory Systems"],"prefix":"10.1145","author":[{"given":"Di","family":"Chen","sequence":"first","affiliation":[{"name":"National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haikun","family":"Liu","sequence":"additional","affiliation":[{"name":"National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[{"name":"National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofei","family":"Liao","sequence":"additional","affiliation":[{"name":"National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,8,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541957"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3310133"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927151"},{"key":"e_1_3_2_1_5_1","first-page":"169","article-title":"Efficient evaluation model including interconnect resistance effect for large scale RRAM crossbar array matrix computing","volume":"62","author":"Han Runze","year":"2019","journal-title":"Science China (Information Sciences)"},{"key":"e_1_3_2_1_6_1","unstructured":"Hewlet Packard. 2017. HPE unveils computer built for the era of big data [online] https:\/\/www.hpe.com\/us\/en\/newsroom\/press-release\/2017\/05\/a-newcomputer-built-for-the-big-data-era.html.  Hewlet Packard. 2017. HPE unveils computer built for the era of big data [online] https:\/\/www.hpe.com\/us\/en\/newsroom\/press-release\/2017\/05\/a-newcomputer-built-for-the-big-data-era.html."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"volume-title":"Onur Mutlu, and Yale N. Patt.","year":"2010","author":"Ebrahimi Eiman","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337207"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2526003"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11704-018-7113-1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.32"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Jahagirdar Sanjeev George Varghese Sodhi Inder and Wells Ryan. 2012. Power management of the third generation Intel core micro architecture formerly codenamed Ivy Bridge. [online] http:\/\/www.hotchips.org\/wpcontent\/uploads\/hc_archives\/hc24\/HC24-1-Microprocessor\/HC24.28.117-HotChips_IvyBridge_Power_04.pdf.  Jahagirdar Sanjeev George Varghese Sodhi Inder and Wells Ryan. 2012. Power management of the third generation Intel core micro architecture formerly codenamed Ivy Bridge. [online] http:\/\/www.hotchips.org\/wpcontent\/uploads\/hc_archives\/hc24\/HC24-1-Microprocessor\/HC24.28.117-HotChips_IvyBridge_Power_04.pdf.","DOI":"10.1109\/HOTCHIPS.2012.7476478"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"}],"event":{"name":"HP3C 2020: 2020 4th International Conference on High Performance Compilation, Computing and Communications","sponsor":["Xi'an Jiaotong-Liverpool University Xi'an Jiaotong-Liverpool University","City University of Hong Kong City University of Hong Kong","Guangdong University of Technology Guangdong University of Technology"],"location":"Guangzhou China","acronym":"HP3C 2020"},"container-title":["Proceedings of the 2020 4th International Conference on High Performance Compilation, Computing and Communications"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3407947.3407967","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3407947.3407967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:58Z","timestamp":1750199938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3407947.3407967"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,27]]},"references-count":20,"alternative-id":["10.1145\/3407947.3407967","10.1145\/3407947"],"URL":"https:\/\/doi.org\/10.1145\/3407947.3407967","relation":{},"subject":[],"published":{"date-parts":[[2020,6,27]]},"assertion":[{"value":"2020-08-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}