{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:56:13Z","timestamp":1761897373721,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,19]],"date-time":"2020-06-19T00:00:00Z","timestamp":1592524800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,19]]},"DOI":"10.1145\/3408127.3408185","type":"proceedings-article","created":{"date-parts":[[2020,9,11]],"date-time":"2020-09-11T03:31:13Z","timestamp":1599795073000},"page":"284-288","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A New Implementation of 16-bit Parallel Prefix Adder for High Speed and Low Area"],"prefix":"10.1145","author":[{"given":"Qing","family":"Liao","sequence":"first","affiliation":[{"name":"Department of Microelectronics and Nanoelectronics, Tsinghua University, Beijing, China"}]},{"given":"Shuguo","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Microelectronics and Nanoelectronics, Tsinghua University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2020,9,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"4","article-title":"Synthesis of adaptable hybrid adders for area optimization under timing constraint","volume":"17","author":"Yonghwan K.","year":"2012","unstructured":"Yonghwan , K. , Sanghoon K. and Taewhan K. 2012 . Synthesis of adaptable hybrid adders for area optimization under timing constraint . ACM Transactions on Design Automation of Electronic Systems. 17 , 4 (Oct. 2012), 1--29. DOI=http:\/\/doi.acm.org\/10.1145\/2348839.2348847. Yonghwan, K., Sanghoon K. and Taewhan K. 2012. Synthesis of adaptable hybrid adders for area optimization under timing constraint. ACM Transactions on Design Automation of Electronic Systems. 17, 4 (Oct. 2012), 1--29. DOI=http:\/\/doi.acm.org\/10.1145\/2348839.2348847.","journal-title":"ACM Transactions on Design Automation of Electronic Systems."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"e_1_3_2_1_3_1","article-title":"Straightforward construction of depth-size optimal, parallel prefix circuits with fan-out 2","author":"Yen","year":"2009","unstructured":"Yen -chun, L. and Li -ling H. 2009 . Straightforward construction of depth-size optimal, parallel prefix circuits with fan-out 2 . ACM Transactions on Design Automation of Electronic Systems. 15 , ( Jan. 2009), 1--13. DOI=http:\/\/doi.org\/10.1145\/1455229.1455244. 10.1145\/1455229.1455244 Yen-chun, L. and Li-ling H. 2009. Straightforward construction of depth-size optimal, parallel prefix circuits with fan-out 2. ACM Transactions on Design Automation of Electronic Systems. 15, (Jan. 2009), 1--13. DOI=http:\/\/doi.org\/10.1145\/1455229.1455244.","journal-title":"ACM Transactions on Design Automation of Electronic Systems. 15"},{"key":"e_1_3_2_1_4_1","first-page":"4","article-title":"On the construction of zero-deficiency parallel prefix circuits with minimum depth","volume":"11","author":"Haikun Z.","year":"2006","unstructured":"Haikun , Z. , Chung -kuan, C. and Ronald G. 2006 . On the construction of zero-deficiency parallel prefix circuits with minimum depth . ACM Transactions on Design Automation of Electronic Systems. 11 , 4 (Jan. 2005), 387--409. DOI=http:\/\/doi.org\/10.1145\/1142155.1142162. 10.1145\/1142155.1142162 Haikun, Z., Chung-kuan, C. and Ronald G. 2006. On the construction of zero-deficiency parallel prefix circuits with minimum depth. ACM Transactions on Design Automation of Electronic Systems. 11, 4 (Jan. 2005), 387--409. DOI=http:\/\/doi.org\/10.1145\/1142155.1142162.","journal-title":"ACM Transactions on Design Automation of Electronic Systems."},{"key":"e_1_3_2_1_5_1","first-page":"8","article-title":"A parallel algorithm for the efficient solution of a general class of recurrence equations","volume":"22","author":"Kogge P. M.","year":"1973","unstructured":"Kogge , P. M. and Stone , H. S. 1973 . A parallel algorithm for the efficient solution of a general class of recurrence equations . IEEE Trans. Computers. 22 , 8 (Aug. 1973), 786--793. Kogge, P. M. and Stone, H. S. 1973. A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Computers. 22, 8 (Aug. 1973), 786--793.","journal-title":"IEEE Trans. Computers."},{"key":"e_1_3_2_1_6_1","first-page":"3","article-title":"A regular layout for parallel adders","volume":"31","author":"Brent R. P.","year":"1982","unstructured":"Brent , R. P. and Kung , H. T. 1982 . A regular layout for parallel adders . IEEE Trans. Computers. 31 , 3 (Mar. 1982), 260--264. Brent, R. P. and Kung, H. T. 1982. A regular layout for parallel adders. IEEE Trans. Computers. 31, 3 (Mar. 1982), 260--264.","journal-title":"IEEE Trans. Computers."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488793"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 17th ACM Great Lakes symposium on VLSI(Mar.","author":"Taeko M.","year":"2007","unstructured":"Taeko , M. and Yusuke , M . 2007. Area minimization algorithm for parallel prefix adders under bitwise delay constraints . Proceedings of the 17th ACM Great Lakes symposium on VLSI(Mar. 2007 ), 435--440. DOI=http:\/\/doi.org\/10.1145\/1228784.1228886. 10.1145\/1228784.1228886 Taeko, M. and Yusuke, M. 2007. Area minimization algorithm for parallel prefix adders under bitwise delay constraints. Proceedings of the 17th ACM Great Lakes symposium on VLSI(Mar. 2007), 435--440. DOI=http:\/\/doi.org\/10.1145\/1228784.1228886."},{"key":"e_1_3_2_1_9_1","first-page":"10","article-title":"Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures","volume":"33","author":"Roy S.","year":"2014","unstructured":"Roy , S. , Choudhury , M. , Puri , R. and Pan , D. Z. 2014 . Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures . IEEE Trans. Computers. -Aided Des. Intergr. Circuits Syst. 33 , 10 (Oct. 2014), 1517--1533. Roy, S., Choudhury, M., Puri, R. and Pan, D. Z. 2014. Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures. IEEE Trans. Computers. -Aided Des. Intergr. Circuits Syst. 33, 10 (Oct. 2014), 1517--1533.","journal-title":"IEEE Trans. Computers. -Aided Des. Intergr. Circuits Syst."},{"key":"e_1_3_2_1_10_1","first-page":"5","article-title":"Polynomial time algorithm for area and power efficient adder synthesis in high-performance designs","volume":"35","author":"Roy S.","year":"2016","unstructured":"Roy , S. , Choudhury , M. , Puri , R. and Pan , D. Z. 2016 . Polynomial time algorithm for area and power efficient adder synthesis in high-performance designs . IEEE Trans. Computers. -Aided Des. Intergr. Circuits Syst. 35 , 5 (May 2016), 820--831. Roy, S., Choudhury, M., Puri, R. and Pan, D. Z. 2016. Polynomial time algorithm for area and power efficient adder synthesis in high-performance designs. IEEE Trans. Computers. -Aided Des. Intergr. Circuits Syst. 35, 5 (May 2016), 820--831.","journal-title":"IEEE Trans. Computers. -Aided Des. Intergr. Circuits Syst."}],"event":{"name":"ICDSP 2020: 2020 4th International Conference on Digital Signal Processing","sponsor":["University of Electronic Science and Technology of China University of Electronic Science and Technology of China"],"location":"Chengdu China","acronym":"ICDSP 2020"},"container-title":["Proceedings of the 2020 4th International Conference on Digital Signal Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3408127.3408185","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3408127.3408185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:35Z","timestamp":1750197695000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3408127.3408185"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,19]]},"references-count":10,"alternative-id":["10.1145\/3408127.3408185","10.1145\/3408127"],"URL":"https:\/\/doi.org\/10.1145\/3408127.3408185","relation":{},"subject":[],"published":{"date-parts":[[2020,6,19]]},"assertion":[{"value":"2020-09-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}