{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:59Z","timestamp":1750220759656,"version":"3.41.0"},"reference-count":26,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,8,18]],"date-time":"2020-08-18T00:00:00Z","timestamp":1597708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["CNS-1525836"],"award-info":[{"award-number":["CNS-1525836"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2021,3,31]]},"abstract":"<jats:p>\n            Network function virtualization (NFV) is a powerful networking approach that leverages computing resources to perform a time-varying set of network processing functions. Although microprocessors can be used for this purpose, their performance limitations and lack of specialization present implementation challenges. In this article, we describe a new heterogeneous hardware-software NFV platform called CoNFV that provides scalability and programmability while supporting significant hardware-level parallelism and reconfiguration. Our computing platform takes advantage of both field-programmable gate arrays (FPGAs) and microprocessors to implement numerous virtual network functions (VNF) that can be dynamically customized to specific network flow needs. The most distinctive feature of our system is the use of global network state to coordinate NFV operations. Traffic management and hardware reconfiguration functions are performed by a global\n            <jats:italic>coordinator<\/jats:italic>\n            that allows for the rapid sharing of network function states and continuous evaluation of network function needs. With the help of state sharing mechanism offered by the coordinator, customer-defined VNF instances can be easily migrated between heterogeneous middleboxes as the network environment changes. A resource allocation and scheduling algorithm dynamically assesses resource deployments as network flows and conditions are updated. We show that our deployment algorithm can successfully reallocate FPGA and microprocessor resources in a fraction of a second in response to changes in network flow capacity and network security threats including intrusion.\n          <\/jats:p>","DOI":"10.1145\/3409113","type":"journal-article","created":{"date-parts":[[2020,8,18]],"date-time":"2020-08-18T16:50:07Z","timestamp":1597769407000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["CoNFV"],"prefix":"10.1145","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0967-1033","authenticated-orcid":false,"given":"Xuzhi","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Massachusetts Amherst, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaozhe","family":"Shao","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Provelengios","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naveen Kumar","family":"Dumpala","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lixin","family":"Gao","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,8,18]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.44"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268997"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2619239.2631426"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2619239.2626313"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_43"},{"key":"e_1_2_1_7_1","first-page":"8887","article-title":"Implementation of transient signal detection algorithms on FPGA","volume":"975","author":"Hosseini Hamid Gholam","year":"2012","unstructured":"Hamid Gholam Hosseini and Kang Li . 2012 . Implementation of transient signal detection algorithms on FPGA . Int. J. Comput. Applic. 975 (2012), 8887 . Hamid Gholam Hosseini and Kang Li. 2012. Implementation of transient signal detection algorithms on FPGA. Int. J. Comput. Applic. 975 (2012), 8887.","journal-title":"Int. J. Comput. Applic."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2785989.2785993"},{"key":"e_1_2_1_9_1","unstructured":"Christoforos Kachris Georgios Sirakoulis and Dimitrios Soudris. 2014. Network function virtualization based on FPGAs: A framework for all-programmable network devices. Retrieved from https:\/\/arxiv.org\/abs\/1406.0309.  Christoforos Kachris Georgios Sirakoulis and Dimitrios Soudris. 2014. Network function virtualization based on FPGAs: A framework for all-programmable network devices. Retrieved from https:\/\/arxiv.org\/abs\/1406.0309."},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the Military and Aerospace Programmable Logic Device Workshop. 10","author":"Lockwood John W.","year":"2003","unstructured":"John W. Lockwood , James Moscola , Matthew Kulig , David Reddick , and Tim Brooks . 2003 . Internet worm and virus protection in dynamically reconfigurable hardware . In Proceedings of the Military and Aerospace Programmable Logic Device Workshop. 10 . John W. Lockwood, James Moscola, Matthew Kulig, David Reddick, and Tim Brooks. 2003. Internet worm and virus protection in dynamically reconfigurable hardware. In Proceedings of the Military and Aerospace Programmable Logic Device Workshop. 10."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2007.08.008"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1355734.1355746"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/NetSys.2017.7903967"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2785989.2785994"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/NETSOFT.2016.7502432"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.105"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation. 227--240","author":"Rajagopalan Shriram","year":"2013","unstructured":"Shriram Rajagopalan , Dan Williams , Hani Jamjoom , and Andrew Warfield . 2013 . Split\/Merge: System support for elastic execution in virtual middleboxes . In Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation. 227--240 . Shriram Rajagopalan, Dan Williams, Hani Jamjoom, and Andrew Warfield. 2013. Split\/Merge: System support for elastic execution in virtual middleboxes. In Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation. 227--240."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2017.2760438"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056790"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021742"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1282380.1282391"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.155"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.34"},{"volume-title":"Proceedings of the ACM\/IEEE Symposium on Architectures for Networking and Communications Systems. 30--39","author":"Edward Yang Yi-Hua","key":"e_1_2_1_25_1","unstructured":"Yi-Hua Edward Yang , Weirong Jiang , and Viktor K. Prasanna . 2008. Compact architecture for high-throughput regular expression matching on FPGA . In Proceedings of the ACM\/IEEE Symposium on Architectures for Networking and Communications Systems. 30--39 . Yi-Hua Edward Yang, Weirong Jiang, and Viktor K. Prasanna. 2008. Compact architecture for high-throughput regular expression matching on FPGA. In Proceedings of the ACM\/IEEE Symposium on Architectures for Networking and Communications Systems. 30--39."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.24"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3409113","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3409113","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3409113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:00Z","timestamp":1750200060000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3409113"}},"subtitle":["A Heterogeneous Platform for Scalable Network Function Virtualization"],"short-title":[],"issued":{"date-parts":[[2020,8,18]]},"references-count":26,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,3,31]]}},"alternative-id":["10.1145\/3409113"],"URL":"https:\/\/doi.org\/10.1145\/3409113","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2020,8,18]]},"assertion":[{"value":"2019-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-08-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}