{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,5]],"date-time":"2025-12-05T12:20:10Z","timestamp":1764937210960,"version":"3.41.0"},"reference-count":77,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2020,9,9]],"date-time":"2020-09-09T00:00:00Z","timestamp":1599609600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Commission under the H2020 Programme and the ECOSCALE project","award":["671632"],"award-info":[{"award-number":["671632"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2020,12,31]]},"abstract":"<jats:p>\n            One of the main characteristics of High-performance Computing (HPC) applications is that they become increasingly performance and power demanding, pushing HPC systems to their limits. Existing HPC systems have not yet reached exascale performance mainly due to power limitations. Extrapolating from today\u2019s top HPC systems, about 100\u2013200 MWatts would be required to sustain an exaflop-level of performance. A promising solution for tackling power limitations is the deployment of energy-efficient reconfigurable resources (in the form of Field-programmable Gate Arrays (FPGAs)) tightly integrated with conventional CPUs. However, current FPGA tools and programming environments are optimized for accelerating a single application or even task on a single FPGA device. In this work, we present UNILOGIC (Unified Logic), a novel HPC-tailored parallel architecture that efficiently incorporates FPGAs. UNILOGIC adopts the Partitioned Global Address Space (PGAS) model and extends it to include hardware accelerators, i.e., tasks implemented on the reconfigurable resources. The main advantages of UNILOGIC are that (i) the hardware accelerators can be accessed directly by any processor in the system, and (ii) the hardware accelerators can access any memory location in the system. In this way, the proposed architecture offers a unified environment where all the reconfigurable resources can be seamlessly used by any processor\/operating system. The UNILOGIC architecture also provides hardware virtualization of the reconfigurable logic so that the hardware accelerators can be shared among multiple applications or tasks. The FPGA layer of the architecture is implemented by splitting its reconfigurable resources into (i) a static partition, which provides the PGAS-related communication infrastructure, and (ii) fixed-size and dynamically reconfigurable slots that can be programmed and accessed independently or combined together to support both fine and coarse grain reconfiguration.\n            <jats:sup>1<\/jats:sup>\n            Finally, the UNILOGIC architecture has been evaluated on a custom prototype that consists of two 1U chassis, each of which includes eight interconnected daughter boards, called Quad-FPGA Daughter Boards (QFDBs); each QFDB supports four tightly coupled Xilinx Zynq Ultrascale+ MPSoCs as well as 64 Gigabytes of DDR4 memory, and thus, the prototype features a total of 64 Zynq MPSoCs and 1 Terabyte of memory. We tuned and evaluated the UNILOGIC prototype using both low-level (baremetal) performance tests, as well as two popular real-world HPC applications, one compute-intensive and one data-intensive. Our evaluation shows that UNILOGIC offers impressive performance that ranges from being 2.5 to 400 times faster and 46 to 300 times more energy efficient compared to conventional parallel systems utilizing only high-end CPUs, while it also outperforms GPUs by a factor ranging from 3 to 6 times in terms of time to solution, and from 10 to 20 times in terms of energy to solution.\n          <\/jats:p>","DOI":"10.1145\/3409115","type":"journal-article","created":{"date-parts":[[2020,9,11]],"date-time":"2020-09-11T03:20:28Z","timestamp":1599794428000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["UNILOGIC"],"prefix":"10.1145","volume":"13","author":[{"given":"Aggelos D.","family":"Ioannou","sequence":"first","affiliation":[{"name":"School of ECE, Technical University of Crete, Greece, Telecommunication Systems Institute, Greece and Foundation for Research 8 Technology-Hellas (FORTH), Heraklion, Crete, Greece"}]},{"given":"Konstantinos","family":"Georgopoulos","sequence":"additional","affiliation":[{"name":"Telecommunication Systems Institute, Chania, Greece"}]},{"given":"Pavlos","family":"Malakonakis","sequence":"additional","affiliation":[{"name":"Telecommunication Systems Institute, Greece and Synelixis Solutions, Chalkida, Greece"}]},{"given":"Dionisios N.","family":"Pnevmatikatos","sequence":"additional","affiliation":[{"name":"Telecommunication Systems Institute, Greece and School of ECE, National Technical University of Athens, Athens, Greece"}]},{"given":"Vassilis D.","family":"Papaefstathiou","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, Gothenburg, Sweden"}]},{"given":"Ioannis","family":"Papaefstathiou","sequence":"additional","affiliation":[{"name":"School of ECE, Aristotle University of Thessaloniki, Thessaloniki, Greece"}]},{"given":"Iakovos","family":"Mavroidis","sequence":"additional","affiliation":[{"name":"Telecommunication Systems Institute, Greece and Foundation for Research 8 Technology-Hellas (FORTH), Heraklion, Crete, Greece"}]}],"member":"320","published-online":{"date-parts":[[2020,9,9]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"AXI 2017. AXI Reference Guide. Retrieved from www.xilinx.com\/support\/documentation\/ip_documentation\/axi_ref_guide\/latest\/ug1037-vivado-axi-reference-guide.pdf.  AXI 2017. AXI Reference Guide. Retrieved from www.xilinx.com\/support\/documentation\/ip_documentation\/axi_ref_guide\/latest\/ug1037-vivado-axi-reference-guide.pdf."},{"key":"e_1_2_1_2_1","unstructured":"BittWare. 2019. BittWare FPGA Acceleration. Retrieved from https:\/\/www.bittware.com\/.  BittWare. 2019. BittWare FPGA Acceleration. Retrieved from https:\/\/www.bittware.com\/."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2016.7568326"},{"key":"e_1_2_1_4_1","unstructured":"B. Brech J. Rubio and M. Hollinger. 2015. Data Engine for NoSQL-IBM Power Systems Edition. White Paper.  B. Brech J. Rubio and M. Hollinger. 2015. Data Engine for NoSQL-IBM Power Systems Edition. White Paper."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPCN.2018.093843"},{"key":"e_1_2_1_6_1","unstructured":"Convey Computer Corp. 2012. The Convey HC-2 Computer Architectural Overview (White Paper). Retrieved from https:\/\/www.micron.com\/-\/media\/documents\/products\/white-paper\/wp_convey_hc2_architectual_overview.pdf.  Convey Computer Corp. 2012. The Convey HC-2 Computer Architectural Overview (White Paper). Retrieved from https:\/\/www.micron.com\/-\/media\/documents\/products\/white-paper\/wp_convey_hc2_architectual_overview.pdf."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.05.005"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2407896"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-018-0792-x"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761639"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996890.2996895"},{"key":"e_1_2_1_12_1","doi-asserted-by":"crossref","unstructured":"A. Ioannou etal 2019. Optimized FPGA implementation of a compute-intensive oil reservoir simulation algorithm. In Embedded Computer Systems: Architectures Modeling and Simulation. Springer International Publishing 442--454.  A. Ioannou et al. 2019. Optimized FPGA implementation of a compute-intensive oil reservoir simulation algorithm. In Embedded Computer Systems: Architectures Modeling and Simulation. Springer International Publishing 442--454.","DOI":"10.1007\/978-3-030-27562-4_32"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2017.8016148"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665678"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996868"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.37"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2013.6604520"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344606"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-015-0300-5"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032516"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/H2RC49586.2019.00010"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8682732"},{"key":"e_1_2_1_23_1","unstructured":"I. Kalomoiris etal 2019. An experimental analysis of the opportunities to use field programmable gate array multiprocessors for on-board satellite deep learning classification of spectroscopic observations from future ESA space missions. In Proceedings of the Conference on On-board Data Processing (OBDP\u201919).  I. Kalomoiris et al. 2019. An experimental analysis of the opportunities to use field programmable gate array multiprocessors for on-board satellite deep learning classification of spectroscopic observations from future ESA space missions. In Proceedings of the Conference on On-board Data Processing (OBDP\u201919)."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971969"},{"key":"e_1_2_1_25_1","doi-asserted-by":"crossref","unstructured":"J. Korinth etal 2019. The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems. 214--229.  J. Korinth et al. 2019. The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems. 214--229.","DOI":"10.1007\/978-3-030-17227-5_16"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2014.7478821"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929186"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929186"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130592"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC2018.2018.00018"},{"key":"e_1_2_1_31_1","unstructured":"Lee Howes etal 2015. TheOpenCL Specification. Retrieved from www.khronos.org\/registry\/OpenCL\/specs\/opencl-2.0.pdf.  Lee Howes et al. 2015. TheOpenCL Specification. Retrieved from www.khronos.org\/registry\/OpenCL\/specs\/opencl-2.0.pdf."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2987550.2987569"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.106"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971966"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/AICCSA.2017.26"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577334"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_36"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-77610-1_20"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082780"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-78890-6_58"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.20"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3149457.3149479"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2014.03.002"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689115"},{"key":"e_1_2_1_45_1","unstructured":"Yann Beilliard etal 2019. FPGA-based multi-chip module for high-performance computing. CoRR abs\/1906.11175. Retrieved from http:\/\/arxiv.org\/abs\/1906.11175.  Yann Beilliard et al. 2019. FPGA-based multi-chip module for high-performance computing. CoRR abs\/1906.11175. Retrieved from http:\/\/arxiv.org\/abs\/1906.11175."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.15"},{"key":"e_1_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Y. Liu etal 2010. Building a multi-FPGA-based emulation framework to support networks-on-chip design and verification. Int. J. Electron. 97 (Oct. 2010) 1241--1262.  Y. Liu et al. 2010. Building a multi-FPGA-based emulation framework to support networks-on-chip design and verification. Int. J. Electron. 97 (Oct. 2010) 1241--1262.","DOI":"10.1080\/00207217.2010.512017"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2537805"},{"key":"e_1_2_1_49_1","unstructured":"EU. 2013--2017. The Euroserver Project. Retrieved from http:\/\/www.euroserver-project.eu.  EU. 2013--2017. The Euroserver Project. Retrieved from http:\/\/www.euroserver-project.eu."},{"key":"e_1_2_1_50_1","doi-asserted-by":"crossref","unstructured":"K. Fleming and M. Adler. 2016. The LEAP FPGA operating system. In FPGAs for Software Programmers. 245--258.  K. Fleming and M. Adler. 2016. The LEAP FPGA operating system. In FPGAs for Software Programmers. 245--258.","DOI":"10.1007\/978-3-319-26408-0_14"},{"key":"e_1_2_1_51_1","unstructured":"Pro Design Electronic GmbH. 2019. profpga: FPGA Prototyping. Retrieved from https:\/\/www.profpga.com.  Pro Design Electronic GmbH. 2019. profpga: FPGA Prototyping. Retrieved from https:\/\/www.profpga.com."},{"key":"e_1_2_1_52_1","unstructured":"SciEngines GmbH. 2019. SciEngines Hardware High Performance Reconfigurable Computing. Retrieved from https:\/\/www.sciengines.com\/technology-platform\/sciengines-hardware\/.  SciEngines GmbH. 2019. SciEngines Hardware High Performance Reconfigurable Computing. Retrieved from https:\/\/www.sciengines.com\/technology-platform\/sciengines-hardware\/."},{"key":"e_1_2_1_53_1","unstructured":"Amazon.com Inc. 2019. Amazon EC2 F1 Instances. Retrieved from https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/.  Amazon.com Inc. 2019. Amazon EC2 F1 Instances. Retrieved from https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/."},{"key":"e_1_2_1_54_1","unstructured":"Digilent Inc. 2019. FPGA Microcontrollers and Instrumentation. Retrieved from http:\/\/www.digilent.com.  Digilent Inc. 2019. FPGA Microcontrollers and Instrumentation. Retrieved from http:\/\/www.digilent.com."},{"key":"e_1_2_1_55_1","unstructured":"Maxeler Technologies Inc. 2019. Dataflow Computing. Retrieved from https:\/\/www.maxeler.com\/technology\/dataflow-computing\/.  Maxeler Technologies Inc. 2019. Dataflow Computing. Retrieved from https:\/\/www.maxeler.com\/technology\/dataflow-computing\/."},{"key":"e_1_2_1_56_1","unstructured":"Maxeler Technologies Inc. 2019. Maxeler Products. Retrieved from https:\/\/www.maxeler.com\/products\/.  Maxeler Technologies Inc. 2019. Maxeler Products. Retrieved from https:\/\/www.maxeler.com\/products\/."},{"key":"e_1_2_1_57_1","unstructured":"National Instruments. 2019. Automated Test and Automated Measurement Systems. Retrieved from http:\/\/www.ni.com\/en-us\/innovations\/wireless\/software-defined-radio.html.  National Instruments. 2019. Automated Test and Automated Measurement Systems. Retrieved from http:\/\/www.ni.com\/en-us\/innovations\/wireless\/software-defined-radio.html."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3027486"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2016.7869975"},{"volume-title":"The Future of Computing, Essays in Memory of Stamatis Vassiliadis","author":"Katevenis M.","key":"e_1_2_1_60_1","unstructured":"M. Katevenis . 2007. Interprocessor communication seen as load-store instruction generalization . In The Future of Computing, Essays in Memory of Stamatis Vassiliadis . K. Bertels (Editor), Delft , The Netherlands , 55--68. M. Katevenis. 2007. Interprocessor communication seen as load-store instruction generalization. In The Future of Computing, Essays in Memory of Stamatis Vassiliadis. K. Bertels (Editor), Delft, The Netherlands, 55--68."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.5555\/2414250"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264206"},{"key":"e_1_2_1_63_1","unstructured":"HiTech Global LLC. 2019. Xilinx\/Altera FPGA boards design services IP Cores. Retrieved from http:\/\/www.hitechglobal.com\/.  HiTech Global LLC. 2019. Xilinx\/Altera FPGA boards design services IP Cores. Retrieved from http:\/\/www.hitechglobal.com\/."},{"volume-title":"Proceedings of the International Conference on Communications and Signal Processing (ICCSP\u201915)","author":"Mahesh G.","key":"e_1_2_1_64_1","unstructured":"G. Mahesh and S. M. Sakthivel . 2015. Verification of memory transactions in AXI protocol using system verilog approach . In Proceedings of the International Conference on Communications and Signal Processing (ICCSP\u201915) . 0860--0864. G. Mahesh and S. M. Sakthivel. 2015. Verification of memory transactions in AXI protocol using system verilog approach. In Proceedings of the International Conference on Communications and Signal Processing (ICCSP\u201915). 0860--0864."},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021742"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2012.78"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2082156.2082172"},{"key":"e_1_2_1_68_1","volume-title":"Proceedings of the 4th International Workshop on Heterogeneous High-performance Reconfigurable Computing (workshop at Supercomputing).","author":"Plessl C.","year":"2018","unstructured":"C. Plessl . 2018 . Bringing FPGAs to HPC production systems and codes . In Proceedings of the 4th International Workshop on Heterogeneous High-performance Reconfigurable Computing (workshop at Supercomputing). C. Plessl. 2018. Bringing FPGAs to HPC production systems and codes. In Proceedings of the 4th International Workshop on Heterogeneous High-performance Reconfigurable Computing (workshop at Supercomputing)."},{"key":"e_1_2_1_69_1","unstructured":"BERTEN Digital Signal Processing. 2016. GPU vs. FPGA Performance Comparison. Retrieved from http:\/\/www.bertendsp.com\/pdf\/whitepaper\/BWP001_GPU_vs_FPGA_Performance_Comparison_v1.0.pdf.  BERTEN Digital Signal Processing. 2016. GPU vs. FPGA Performance Comparison. Retrieved from http:\/\/www.bertendsp.com\/pdf\/whitepaper\/BWP001_GPU_vs_FPGA_Performance_Comparison_v1.0.pdf."},{"key":"e_1_2_1_70_1","article-title":"Design of a bus monitor for performance analysis of AXI protocol based SoC systems. Int","author":"Ravi S.","year":"2014","unstructured":"S. Ravi , K. Ezra , and H. Kittur . 2014 . Design of a bus monitor for performance analysis of AXI protocol based SoC systems. Int . J. Appl. Eng. Res. 9 ( Nov. 2014), 6313--6324. S. Ravi, K. Ezra, and H. Kittur. 2014. Design of a bus monitor for performance analysis of AXI protocol based SoC systems. Int. J. Appl. Eng. Res. 9 (Nov. 2014), 6313--6324.","journal-title":"J. Appl. Eng. Res. 9"},{"key":"e_1_2_1_71_1","article-title":"Design and verification environment for AMBA AXI protocol for SoC integration. Int","author":"Pradeep S. R.","year":"2014","unstructured":"S. R. Pradeep . 2014 . Design and verification environment for AMBA AXI protocol for SoC integration. Int . J. Res. Eng. Technol. 03 ( May 2014), 338--343. S. R. Pradeep. 2014. Design and verification environment for AMBA AXI protocol for SoC integration. Int. J. Res. Eng. Technol. 03 (May 2014), 338--343.","journal-title":"J. Res. Eng. Technol. 03"},{"key":"e_1_2_1_72_1","unstructured":"Qingshan Tang. 2015.\n  Methodology of Multi-FPGA Prototyping Platform Generation\n  . Ph.D. Dissertation. Universit\u00e9 Pierre et Marie Curie-Paris. \n  Retrieved\n   from https:\/\/tel.archives-ouvertes.fr\/tel-01256510\/document.  Qingshan Tang. 2015. Methodology of Multi-FPGA Prototyping Platform Generation. Ph.D. Dissertation. Universit\u00e9 Pierre et Marie Curie-Paris. Retrieved from https:\/\/tel.archives-ouvertes.fr\/tel-01256510\/document."},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650364"},{"key":"e_1_2_1_74_1","unstructured":"top500.org 2019. Green500 List\u2014November 2019. Retrieved from www.top500.org\/green500\/list\/2019\/11\/.  top500.org 2019. Green500 List\u2014November 2019. Retrieved from www.top500.org\/green500\/list\/2019\/11\/."},{"key":"e_1_2_1_75_1","unstructured":"top500.org 2019. Top500 List\u2014November 2019. Retrieved from www.top500.org\/lists\/2019\/11\/.  top500.org 2019. Top500 List\u2014November 2019. Retrieved from www.top500.org\/lists\/2019\/11\/."},{"volume-title":"Proceedings of the 28th International Conference on Field Programmable Logic and Applications (FPL\u201918)","author":"Vaishnav A.","key":"e_1_2_1_76_1","unstructured":"A. Vaishnav , K. D. Pham , and D. Koch . 2018. A survey on FPGA virtualization . In Proceedings of the 28th International Conference on Field Programmable Logic and Applications (FPL\u201918) . A. Vaishnav, K. D. Pham, and D. Koch. 2018. A survey on FPGA virtualization. In Proceedings of the 28th International Conference on Field Programmable Logic and Applications (FPL\u201918)."},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1016\/0378-3812(89)80072-X"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3409115","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3409115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:00Z","timestamp":1750200060000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3409115"}},"subtitle":["A Novel Architecture for Highly Parallel Reconfigurable Systems"],"short-title":[],"issued":{"date-parts":[[2020,9,9]]},"references-count":77,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,12,31]]}},"alternative-id":["10.1145\/3409115"],"URL":"https:\/\/doi.org\/10.1145\/3409115","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2020,9,9]]},"assertion":[{"value":"2019-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-09-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}