{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,14]],"date-time":"2025-11-14T17:31:11Z","timestamp":1763141471227,"version":"3.41.0"},"reference-count":23,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2021,1,31]]},"abstract":"<jats:p>Dynamic partial reconfiguration (DPR) enabled FPGA-based Cloud architecture acts as a flexible and efficient shared environment to facilitates application support to users\u2019 request at low cost. While on one hand we need to handle a variety of tasks, such as periodic or sporadic, deadline or non-deadline, high or low critical tasks from the point of producing correct results, on the other hand we are constrained to use untrusted FPGA-based application IP blocks procured from various third-party vendors, which may contain hardware Trojan horse (HTH) affecting throughput and reliability of the Cloud. We propose Trojan-aware processing of tasks by monitored execution of a task on different untrusted cores, and then one more execution is done upon detection of hardware Trojan effects. For this stringent scheduling environment, the proposed dynamic scheduling algorithm is also properly extended to guarantee successful recovery from Trojan effects for all accepted tasks. Experimental results show that our algorithm improves worst-case-response-time for all tasks including non-deadline tasks and achieves lower task rejection rate for the deadline tasks, through judicious non-uniform partitioning of FPGAs based on supported jobs and subsequent better resource utilization, compared to that for existing Trojan-aware scheduling techniques.<\/jats:p>","DOI":"10.1145\/3409479","type":"journal-article","created":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T18:26:48Z","timestamp":1607365608000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Minimization of WCRT with Recovery Assurance from Hardware Trojans for Tasks on FPGA-based Cloud"],"prefix":"10.1145","volume":"20","author":[{"given":"Debasri","family":"Saha","sequence":"first","affiliation":[{"name":"A. K. Choudhury School of Information Technology, University of Calcutta, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Susmita","family":"Sur-Kolay","sequence":"additional","affiliation":[{"name":"Advanced Computing 8 Microelectronics Unit, Indian Statistical Institute, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,12,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2018.2794204"},{"volume-title":"Proceedings of the International Conference on (CODEC+ISSS\u201914)","author":"Xiang Y.","key":"e_1_2_1_2_1","unstructured":"Y. Xiang and S. Pasricha . 2014. Fault-aware application scheduling in low- power embedded systems with energy harvesting . In Proceedings of the International Conference on (CODEC+ISSS\u201914) , 32:1--32:10. Y. Xiang and S. Pasricha. 2014. Fault-aware application scheduling in low- power embedded systems with energy harvesting. In Proceedings of the International Conference on (CODEC+ISSS\u201914), 32:1--32:10."},{"key":"e_1_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Y. Xiang and S. Pasricha. 2018. Mixed-criticality scheduling on heterogeneous multicore systems powered by energy harvesting. Integration the VLSI Journal 61 (2018) 114--124.  Y. Xiang and S. Pasricha. 2018. Mixed-criticality scheduling on heterogeneous multicore systems powered by energy harvesting. Integration the VLSI Journal 61 (2018) 114--124.","DOI":"10.1016\/j.vlsi.2017.11.007"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2381658"},{"volume-title":"Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS\u201917)","author":"Biondi A.","key":"e_1_2_1_5_1","unstructured":"A. Biondi and G. Buttazzo . 2017. Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration . In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS\u201917) . 172--179. A. Biondi and G. Buttazzo. 2017. Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration. In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS\u201917). 172--179."},{"key":"e_1_2_1_6_1","article-title":"Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors","volume":"13","author":"Damschen M.","year":"2016","unstructured":"M. Damschen , Lars Bauer , and J. Henkel . 2016 . Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors . ACM Trans. Arch. Code Optimiz. 13 , 4 (2016), Article 45. M. Damschen, Lars Bauer, and J. Henkel. 2016. Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors. ACM Trans. Arch. Code Optimiz. 13, 4 (2016), Article 45.","journal-title":"ACM Trans. Arch. Code Optimiz."},{"volume-title":"Proceedings of the International Symposium on Applied Reconfigurable Computing (ARC\u201915)","author":"Charitopoulos G.","key":"e_1_2_1_8_1","unstructured":"G. Charitopoulos , I. Koidis , K. Papadimitriou , and D. Pnevmatikatos . 2015. Hardware task scheduling for partially reconfigurable FPGAs . In Proceedings of the International Symposium on Applied Reconfigurable Computing (ARC\u201915) . 487--498. G. Charitopoulos, I. Koidis, K. Papadimitriou, and D. Pnevmatikatos. 2015. Hardware task scheduling for partially reconfigurable FPGAs. In Proceedings of the International Symposium on Applied Reconfigurable Computing (ARC\u201915). 487--498."},{"key":"e_1_2_1_9_1","article-title":"Spatio-temporal scheduling of preemptive real-time tasks on partially reconfigurable systems","volume":"22","author":"Saha S.","year":"2017","unstructured":"S. Saha , A. Sarkar , and A. Chakrabarti . 2017 . Spatio-temporal scheduling of preemptive real-time tasks on partially reconfigurable systems . ACM Trans. Design Autom. Electr. Syst. 22 , 4 (2017), Article 71, 1--26. S. Saha, A. Sarkar, and A. Chakrabarti. 2017. Spatio-temporal scheduling of preemptive real-time tasks on partially reconfigurable systems. ACM Trans. Design Autom. Electr. Syst. 22, 4 (2017), Article 71, 1--26.","journal-title":"ACM Trans. Design Autom. Electr. Syst."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2691701"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2658544"},{"volume-title":"Proceedings of the Conference on Digital System Design (DSD\u201918)","author":"Guha K.","key":"e_1_2_1_12_1","unstructured":"K. Guha , A. Majumder , D. Saha , and A. Chakrabarti . 2018. Reliability driven mixed critical tasks processing on FPGAs against hardware Trojan attacks . In Proceedings of the Conference on Digital System Design (DSD\u201918) . 537--544. K. Guha, A. Majumder, D. Saha, and A. Chakrabarti. 2018. Reliability driven mixed critical tasks processing on FPGAs against hardware Trojan attacks. In Proceedings of the Conference on Digital System Design (DSD\u201918). 537--544."},{"key":"e_1_2_1_13_1","doi-asserted-by":"crossref","unstructured":"K. Guha A. Majumder D. Saha and A. Chakrabarti. 2019. Criticality based reliability against hardware Trojan attacks for processing of tasks on reconfigurable hardware. Microprocessors and Microsystems 71 (2019).  K. Guha A. Majumder D. Saha and A. Chakrabarti. 2019. Criticality based reliability against hardware Trojan attacks for processing of tasks on reconfigurable hardware. Microprocessors and Microsystems 71 (2019).","DOI":"10.1016\/j.micpro.2019.102865"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2018.8541449"},{"volume-title":"Proceedings of the International Conference on VLSI Design and Embedded Systems. 463--464","author":"Guha K.","key":"e_1_2_1_15_1","unstructured":"K. Guha , S. Saha , and A. Chakrabarti . 2018. SHIRT (Self Healing Intelligent Real Time) scheduling for secure embedded task processing . In Proceedings of the International Conference on VLSI Design and Embedded Systems. 463--464 . K. Guha, S. Saha, and A. Chakrabarti. 2018. SHIRT (Self Healing Intelligent Real Time) scheduling for secure embedded task processing. In Proceedings of the International Conference on VLSI Design and Embedded Systems. 463--464."},{"volume-title":"Proceedings of the International Conference on VLSI Design and Embedded Systems (VLSID\u201920)","author":"Guha K.","key":"e_1_2_1_16_1","unstructured":"K. Guha , D. Saha , and A. Chakrabarti . 2020. A multi-agent co-operative model to facilitate criticality based reliability for mixed critical task execution on FPGA based cloud environment . In Proceedings of the International Conference on VLSI Design and Embedded Systems (VLSID\u201920) . 143--148. K. Guha, D. Saha, and A. Chakrabarti. 2020. A multi-agent co-operative model to facilitate criticality based reliability for mixed critical task execution on FPGA based cloud environment. In Proceedings of the International Conference on VLSI Design and Embedded Systems (VLSID\u201920). 143--148."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-020-03184-3"},{"key":"e_1_2_1_18_1","article-title":"Hardware Trojan model for attack and detection techniques","volume":"3","author":"Aliyu A.","year":"2014","unstructured":"A. Aliyu , A. Bello , et. al. 2014 . Hardware Trojan model for attack and detection techniques . Int. J. Sci. Technol. Res. 3 , 3 (2014). A. Aliyu, A. Bello, et. al. 2014. Hardware Trojan model for attack and detection techniques. Int. J. Sci. Technol. Res. 3, 3 (2014).","journal-title":"Int. J. Sci. Technol. Res."},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","unstructured":"K. R. Townsend O. G. Attia P. H. Jones and J. Zambreno. 2015. A scalable unsegmented multiport memory for FPGA-based systems. Int. J. Reconfig. Comput. 2015 (2015) Article 826283 12 pages.  K. R. Townsend O. G. Attia P. H. Jones and J. Zambreno. 2015. A scalable unsegmented multiport memory for FPGA-based systems. Int. J. Reconfig. Comput. 2015 (2015) Article 826283 12 pages.","DOI":"10.1155\/2015\/826283"},{"volume-title":"Proceedings of the 9th IEEE\/ACM International Conference on Utility and Cloud Computing (UCC\u201916)","author":"Iordache A.","key":"e_1_2_1_20_1","unstructured":"A. Iordache , G. Pierre , P. Sanders , J. G. de F. Coutinho , and M. Stillwell . 2016. High performance in the cloud with FPGA groups . In Proceedings of the 9th IEEE\/ACM International Conference on Utility and Cloud Computing (UCC\u201916) . 1--10. A. Iordache, G. Pierre, P. Sanders, J. G. de F. Coutinho, and M. Stillwell. 2016. High performance in the cloud with FPGA groups. In Proceedings of the 9th IEEE\/ACM International Conference on Utility and Cloud Computing (UCC\u201916). 1--10."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2079390"},{"key":"e_1_2_1_22_1","first-page":"2018","article-title":"7 Series FPGAs Clocking Resources","volume":"472","year":"2018","unstructured":"Xilinx. 2018 . 7 Series FPGAs Clocking Resources , User Guide UG 472 , 2018 . Xilinx. 2018. 7 Series FPGAs Clocking Resources, User Guide UG 472, 2018.","journal-title":"User Guide UG"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530092"},{"key":"e_1_2_1_24_1","unstructured":"Xilinx boards. Retrieved from https:\/\/www.xilinx.com\/products\/boards-and-kits.html.  Xilinx boards. Retrieved from https:\/\/www.xilinx.com\/products\/boards-and-kits.html."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3409479","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3409479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:40Z","timestamp":1750199920000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3409479"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,7]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,1,31]]}},"alternative-id":["10.1145\/3409479"],"URL":"https:\/\/doi.org\/10.1145\/3409479","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2020,12,7]]},"assertion":[{"value":"2019-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}