{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T05:47:32Z","timestamp":1751348852584,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,30]],"date-time":"2020-09-30T00:00:00Z","timestamp":1601424000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,30]]},"DOI":"10.1145\/3410463.3414628","type":"proceedings-article","created":{"date-parts":[[2020,9,30]],"date-time":"2020-09-30T10:43:04Z","timestamp":1601462584000},"page":"305-316","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Opportunistic Early Pipeline Re-steering for Data-dependent Branches"],"prefix":"10.1145","author":[{"given":"Saurabh","family":"Gupta","sequence":"first","affiliation":[{"name":"Intel Labs, Intel Corp., Bengaluru, India"}]},{"given":"Niranjan","family":"Soundararajan","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corp., Bengaluru, India"}]},{"given":"Ragavendra","family":"Natarajan","sequence":"additional","affiliation":[{"name":"Intel Corp., Bengaluru, India"}]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corp., Bengaluru, India"}]}],"member":"320","published-online":{"date-parts":[[2020,9,30]]},"reference":[{"volume-title":"Intel Skylake Architecture Preview Quick Take From IDF 2015","year":"2015","key":"e_1_3_2_1_1_1"},{"volume-title":"6th Generation Intel Processor Family. https:\/\/www.intel.com\/content\/ www\/us\/en\/processors\/core\/desktop-5th-gen-core-family-spec-update.html","key":"e_1_3_2_1_2_1"},{"volume-title":"SPEC CPU 2006","year":"2006","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","unstructured":"2018. SYSmark 2014. https:\/\/bapco.com\/products\/sysmark-2014\/.  2018. SYSmark 2014. https:\/\/bapco.com\/products\/sysmark-2014\/."},{"key":"e_1_3_2_1_5_1","unstructured":"2019. Apache Spark. http:\/\/spark.apache.org\/.  2019. Apache Spark. http:\/\/spark.apache.org\/."},{"key":"e_1_3_2_1_6_1","unstructured":"2019. Examining Intel's Ice Lake Processors: Taking a Bite of the Sunny Cove Microarchitecture. https:\/\/www.anandtech.com\/show\/14514\/examining-intelsice-lake-microarchitecture-and-sunny-cove\/3.  2019. Examining Intel's Ice Lake Processors: Taking a Bite of the Sunny Cove Microarchitecture. https:\/\/www.anandtech.com\/show\/14514\/examining-intelsice-lake-microarchitecture-and-sunny-cove\/3."},{"volume-title":"SPEC CPU 2017","year":"2017","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","unstructured":"2019. SPECjbb2015. http:\/\/spec.org\/jbb2015\/.  2019. SPECjbb2015. http:\/\/spec.org\/jbb2015\/."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787321"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00016"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955033"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750407"},{"volume-title":"Apache cassandra. Website. Available online at http:\/\/planetcassandra. org\/what-is-apache-cassandra","year":"2014","author":"Cassandra Apache","key":"e_1_3_2_1_13_1"},{"volume-title":"4th JILP Workshop on Computer Architecture Competitions (JWAC-4). Retrieved","year":"2014","author":"Championship Branch","key":"e_1_3_2_1_14_1"},{"volume-title":"5th JILP Workshop on Computer Architecture Competitions (JWAC-5). Retrieved","year":"2016","author":"Championship Branch","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183525"},{"volume-title":"Proceedings. 31st Annual ACM\/IEEE International Symposium on Microarchitecture. 59--68","author":"Farcy A.","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522307"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658629"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2463712"},{"key":"e_1_3_2_1_21_1","first-page":"1","article-title":"Simpoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"Hamerly Greg","year":"2005","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320086"},{"volume-title":"Intel 64 and ia-32 architectures optimization reference manual","year":"2014","author":"Intel R","key":"e_1_3_2_1_23_1"},{"volume-title":"Multiperspective perceptron predictor. Championship Branch Prediction (CBP-5)","year":"2016","author":"Jim\u00e9nez D","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","unstructured":"Primate Labs. 2019. Geekbench. https:\/\/geekbench.com. (2019).  Primate Labs. 2019. Geekbench. https:\/\/geekbench.com. (2019)."},{"key":"e_1_3_2_1_26_1","first-page":"1","article-title":"A PPM-like, tag-based branch predictor","volume":"7","author":"Michaud Pierre","year":"2005","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4666"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00019"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3239567"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00060"},{"key":"e_1_3_2_1_31_1","unstructured":"Andr\u00e9 Seznec. 2011. A 64-Kbytes ITTAGE indirect branch predictor.  Andr\u00e9 Seznec. 2011. A 64-Kbytes ITTAGE indirect branch predictor."},{"key":"e_1_3_2_1_32_1","unstructured":"Andr\u00e9 Seznec. 2016a. Exploring branch predictability limits with the MTAGE SC predictor.  Andr\u00e9 Seznec. 2016a. Exploring branch predictability limits with the MTAGE SC predictor."},{"volume-title":"5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)","year":"2016","author":"Seznec Andr\u00e9","key":"e_1_3_2_1_33_1"},{"key":"e_1_3_2_1_34_1","unstructured":"Andr\u00e9 Seznec. 2018. Exploring value prediction with the EVES predictor. In Championship Value Prediction An All-Year Computer Architecture Competition.  Andr\u00e9 Seznec. 2018. Exploring value prediction with the EVES predictor. In Championship Value Prediction An All-Year Computer Architecture Competition."},{"key":"e_1_3_2_1_35_1","unstructured":"Andr\u00e9 Seznec and Pierre Michaud. 2006. A Case for (partially) Tagged Geometric history length branch prediction. In Journal of Instruction Level Parallelism. http:\/\/jilp.org\/vol8  Andr\u00e9 Seznec and Pierre Michaud. 2006. A Case for (partially) Tagged Geometric history length branch prediction. In Journal of Instruction Level Parallelism. http:\/\/jilp.org\/vol8"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.38"},{"volume-title":"Branch Prediction Is Not A Solved Problem: Measurements, Opportunities, and Future Directions. arXiv preprint arXiv:1906.08170","year":"2019","author":"Tarsa Stephen J","key":"e_1_3_2_1_37_1"},{"key":"e_1_3_2_1_38_1","first-page":"30","article-title":"The architecture of the Nehalem processor and Nehalem-EP SMP platforms","volume":"3","author":"Thomadakis Michael E","year":"2011","journal-title":"Resource"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859655"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266821"}],"event":{"name":"PACT '20: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Virtual Event GA USA","acronym":"PACT '20"},"container-title":["Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3410463.3414628","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3410463.3414628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:51Z","timestamp":1750195911000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3410463.3414628"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,30]]},"references-count":40,"alternative-id":["10.1145\/3410463.3414628","10.1145\/3410463"],"URL":"https:\/\/doi.org\/10.1145\/3410463.3414628","relation":{},"subject":[],"published":{"date-parts":[[2020,9,30]]},"assertion":[{"value":"2020-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}